From nobody Tue Dec 2 02:47:11 2025 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 72D303702FE for ; Tue, 18 Nov 2025 20:33:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763497994; cv=none; b=IyXFcJMRCAlVYdHvc28ZJImjPMXeYSQzeyz0Nc5CSDjcwWsULsfWN2rxH6a53ap22NVaT+jBg7I6UJbIBWUXw/I2m3AjuZe2hmIs6K6CgpMHruDp4Sy/+o79OJ+6oubjtKfTLobnOEp9WLr4NgHkNUiPXgBqv2s03sPqN5L3ObE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763497994; c=relaxed/simple; bh=OhAPqaXLXCmsNIfo7/tILARHNy+GrLJldAAVbkxmaW8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pZMxjjVWLZcMuXpQ/PgaQBd/dt2oqh+EK6tBVzkDrn5vRFsEe6TjBEYfQ0afBtGCOOJOj04fedAP6rZM3T7co0vLBXaEkAwQeu756vApzNxz0Xx5fp/wh5GF436eQJVzuGmFeZd+Yr6m6jufa0Guv8NnRc6FmjaNPFdn0vwfLZ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Vl5n5lPO; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Vl5n5lPO" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-42b38693c4dso2691879f8f.3 for ; Tue, 18 Nov 2025 12:33:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1763497991; x=1764102791; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=Vl5n5lPOVosaxqKP4otOhx/YL25k0UiQeuj0e1MlWN5yjFctOcr7Bi2qP0rYafFzkw nzaW6XSkhx1v8yEYSwCCJkfyF8i260tzsNytVFwZtG2qWkOiheIvTpYHV1fVbNM8DveH Vbz936IakwLa0UGQt8dzhgNO0PfHsjZXv9uxw7V5W4fgd5HU72XcHp33ls9ljY/E6oRq qTOgxWXQKSNctw5nMUNEVDsYMpXmcu7OR0R7IccNkC9cPhhd5S15L0u7u8GMbpoM0DfS e6r+cjVJaWPlkilW6cm0yD2nFYLW7PO5duNALEaKa+XJT4RVyer0r8o/zboMU38+Z//Q bBmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763497991; x=1764102791; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=tZahglen05z3CRdzByKKHS/uCh35Ibd/55Vn0qmvXT0=; b=XEssQsTtpVOjdYqTQK39BzA5qXzStseSQqZpi7sTP/0ucxxomw3OAqLB53oDjYV2z/ wpwko8fwLo7Xp2YqOvgdkAIZlxuyXnEE2RTOD+fVfEw8T7Fa8nTf6XywjqMPCMnlgi+i JxJAwG2HktSoxdc1AKo7t3lO8XrPzGUUNReoEvmGgZ0jtSne1f7jX9OKN+T9XUkXWS4x wziC4Hk88foVMDoUiJQULN3tWSTjFibZtTnwHsI+c+elHB9zgFqZ30k4lTqJbM1ibo2H Ynjh43XvjeFEnxycMO71wc1jgDwKnmvdFuo+sp1vfqZKzL8VHDckCZ+wPHsymQScqR2P pYEQ== X-Forwarded-Encrypted: i=1; AJvYcCW37n7dejGxRpUCIc8wwcsGXDX+DlZ4/yVXvhMmIg/jlbP0nUNJ29GJvKQwHMy6/i027N/AmLEJGZmwCaE=@vger.kernel.org X-Gm-Message-State: AOJu0YyrBmJE+GQX2m+nokrmCKYb1uxaCfdZP286lFpV3thdsqV/kHN0 AxXZDm0QsMB5tTPRw12yLpAyLaHkVhhAoK33drlEBeMFsZ3B8UmtbLveQHRRd8EaZ1Q= X-Gm-Gg: ASbGncs41/ES0apyEds6XnBv9bens956fs48yi/L14aDQ7riUidl39ac+YcV4+Bi6Zu A8y5KS7kogDi1jUdSUL36lpUX68MvaXT//gWq9hbppHqEXujBvw49+zQDGHrw8x6QDp6HL1x4xh QorvhFBjHtgdzkwJMsskagYbkU3zEh29OU01kqMArRzqH+lr+B6Kem199JWCEQt1qqajVuaznLk eGvu9NSRTN/YFEEB0CMdcc7VdWPUGHkS6yp2UT9QZxNaqBkfOmPG8QvhGLPX1Vm3j5BoAQ8Kxix M3sPn0UyYMi5u1/LwsToMlfBCrmvholldg+c5jheIpPctYAPJL78gi0kBZ5FAe/0ryKKhRba6QP j7hp7/dKezmmR54OjJ6Oj9QL4BAh4UfogW2mFdIKorVmBkJpXjXZ/nB5GEC46EwJaF6lbefCdC9 deEtlPQ/8wj727KGhv+eUrLTu/sY8rD2M= X-Google-Smtp-Source: AGHT+IHIey4BBbY9jcVXbAjDqlDOZoGbbETWIUdluuvO1V6jyEzRI/OGv2wkWa4tMzjwTmnE+tKsCA== X-Received: by 2002:a05:600c:138b:b0:471:700:f281 with SMTP id 5b1f17b1804b1-4778fea7f90mr158109115e9.25.1763497990763; Tue, 18 Nov 2025 12:33:10 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:3006:e9fd:4de4:66f6]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-477b10260adsm8397875e9.7.2025.11.18.12.33.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Nov 2025 12:33:10 -0800 (PST) From: Daniel Lezcano To: jic23@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, andy@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: linux-iio@vger.kernel.org, s32@nxp.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, vkoul@kernel.org Subject: [PATCH v6 1/2] dt-bindings: iio: adc: Add the NXP SAR ADC for s32g2/3 platforms Date: Tue, 18 Nov 2025 21:33:04 +0100 Message-ID: <20251118203305.3834987-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251118203305.3834987-1-daniel.lezcano@linaro.org> References: <20251118203305.3834987-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The s32g2 and s32g3 NXP platforms have two instances of a Successive Approximation Register ADC. It supports the raw, trigger and scan modes which involves the DMA. Add their descriptions. Signed-off-by: Daniel Lezcano Reviewed-by: Rob Herring (Arm) --- .../bindings/iio/adc/nxp,s32g2-sar-adc.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar= -adc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.ya= ml b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml new file mode 100644 index 000000000000..ec258f224df8 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/nxp,s32g2-sar-adc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP Successive Approximation ADC + +description: + The NXP SAR ADC provides fast and accurate analog-to-digital + conversion using the Successive Approximation Register (SAR) method. + It has 12-bit resolution with 8 input channels. Conversions can be + launched in software or using hardware triggers. It supports + continuous and one-shot modes with separate registers. + +maintainers: + - Daniel Lezcano + +properties: + compatible: + oneOf: + - const: nxp,s32g2-sar-adc + - items: + - const: nxp,s32g3-sar-adc + - const: nxp,s32g2-sar-adc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 1 + + dma-names: + const: rx + +required: + - compatible + - reg + - interrupts + - clocks + - dmas + - dma-names + +additionalProperties: false + +examples: + - | + #include + + adc@401f8000 { + compatible =3D "nxp,s32g2-sar-adc"; + reg =3D <0x401f8000 0x1000>; + interrupts =3D ; + clocks =3D <&clks 0x41>; + dmas =3D <&edma0 0 32>; + dma-names =3D "rx"; + }; --=20 2.43.0