From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4B03321D3F5; Tue, 18 Nov 2025 17:08:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485705; cv=fail; b=idog7+J2+OP1BkYRnGO+Hl8iB/3l5BwbRr8a6u+er4JwZ+nTDkIubhNcp9UVsCzJ+P5Ug4IPribyUwiGhG0/zjJ1Q0XJ8+pYYGQ10SGz/UjRu9hUhLm5ItAgFh886TeITxB3H+oXQwiTV674mTR/R2bydwk/3MIfQybVqns/oI0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485705; c=relaxed/simple; bh=KHAAOgFUr+g/eqsTxK+ONyYtPm+ZUhzwPNhwjEaqKjA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=TCZQ3QSzUi0n2/wkQRoQ/QsNT3T8fIGcDQVAxz/LcU0JrZb5v/0WojRpX/lG1y15AwI1BKi/yI5onGgi9esq51FqEBGy4R+vXU2merkqsEhSRr1ynMtTU8hPweDmskA5IFKpfsQ4lgYCskw3ZbBSl5a5bU13kTU3I2+OHkxSqK8= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=av2PzN8N; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="av2PzN8N" Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGblq0456269; Tue, 18 Nov 2025 18:05:18 +0100 Received: from db3pr0202cu003.outbound.protection.outlook.com (mail-northeuropeazon11010027.outbound.protection.outlook.com [52.101.84.27]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agndtj96u-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 18:05:17 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=CJAnQbskcVvktpRPZweQw1Ux9VdKuOIaGy9qQK7TCqwu2f6zfEwy+loFa/yLH9eitoLmwaP4YzLY2wWBIQkxXY75RhQPgdwveLQLRNZMdXmpx0Oze0Hx+LnUPXDdBCMZ/sYo/qOjw6q6gXSRM2zyXZrO/qDhwGOfD92PBjmJt/Xv0hnTVapb47RAL5WK6h8MZhsDB/qnQZgbKg3+8EypQKxS0cVrPT6xex0AxrpGLj7zF3/P2MQ2JY/QF5gYvqPTLFor6y3bTX8oKDvTINEHvtx6fgyCv0XZctuonNfUX1J+YV+kFO3x7B0gMWYpiMBPZgyUouaTnd/lmI9l6AvONA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ywB4/cDrBumw0Aqkg7Ve6tUqoQLlq5CzJW31aCwkdFA=; b=NsP6/et3pwuHnbAqrT+1bfPbktiHpwbo9ldDim2gVLSTErmZEXH6N647g93/E4JaQucBR8nLp8ys0BBlVCYJ/aNxD3e0x5pb7/r017lNWzLTLYlYcAUluToj6l/+YBtsPahVQeIaN6rpP4zIUk6yYNvOpx5X8imBO3f5wok83Xfi/jxMfYE3lhwgEtARRgqDC1P/hrJKCwCgWhV5ngzUPM1IbK6i+LeExQEuqRQOWsLIfO6vVTPmuKkg+MRopbTlfl19hT5D6hIu6knZDg6rgJ0OZmSh6Yiqb6zujxwvRAtioIG/eTg5tKujKWGxO9rNlW3cvj+JbnEizF+gNeUIEg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ywB4/cDrBumw0Aqkg7Ve6tUqoQLlq5CzJW31aCwkdFA=; b=av2PzN8NfssALUT4WT+0fappE/LEBCUCV5x0YvJW2+hSSPCUbL8huP6AAmi3sOKk9v2OD6h5BlN2Bu2fC/CefFy4N+VSH+FJUdUk+iztFrC3dB/AFKVUkHSqaGni+Wzz+8v8IKxgc4MK+29oqbJsXAOT4B7uRQik1AkglA8QBLgOgABHkszz9GIyogZIhVNqDJYi34jFUw+cjz7OzPAvLw6l3YLhtOZZZNS37XTVDCQp4BhON+ir8BcVyRxVVDkGdnczKRExqmyJAMcSHOjudO1ayZkARxEKL1nSAq59eJmlIj+hcDyK56s//Ni+EM+BKj5JY0d7r0ys+6kOSRvtHA== Received: from AS9PR05CA0335.eurprd05.prod.outlook.com (2603:10a6:20b:490::31) by AM4PR10MB9424.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:6cc::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.19; Tue, 18 Nov 2025 17:05:12 +0000 Received: from AMS1EPF00000045.eurprd04.prod.outlook.com (2603:10a6:20b:490:cafe::d1) by AS9PR05CA0335.outlook.office365.com (2603:10a6:20b:490::31) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 17:05:09 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS1EPF00000045.mail.protection.outlook.com (10.167.16.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 17:05:12 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:08 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:42 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 01/15] pinctrl: stm32: accept string value for property 'st,package' Date: Tue, 18 Nov 2025 17:19:22 +0100 Message-ID: <20251118161936.1085477-2-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF00000045:EE_|AM4PR10MB9424:EE_ X-MS-Office365-Filtering-Correlation-Id: dde653ba-24a9-4c1d-ebb8-08de26c4a2f3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|82310400026|7416014|376014|1800799024|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?OnSDgEDzqQGHp7W8D6EwYPmcx1w01gKGsoZs27/GJOE3fnxEVGQc5X5siLjk?= =?us-ascii?Q?6gYeZXTkyqcNQXS0bmCvopdZqa9PsDyn6qT4IiWQEaA3EpyRdOZpqdf7QaPq?= =?us-ascii?Q?9rkE7zGsDj51DufFdLec+eUA3DLx25hPYtUJ7k6Kw04nI7MLsNw0T2SGOD2q?= =?us-ascii?Q?z6n3IuQKn6UB2uUfh0d8IadZQUtBNruY8wWRVkx54X3pMgnZ+x+nFJ9Fp2Cg?= =?us-ascii?Q?+mE9XteaL6qnLXLzKLgCIgjrRZL/EvDc8RZhC/meiWa6t7S19aRFqLXc38U4?= =?us-ascii?Q?JqlwfTy/AjLxcNOn0OswoAoph5hyZV0m2QNQwC2HIqRpzR+HeAmhuVHx+K36?= =?us-ascii?Q?rySmx4BAEwul24/d3y1/kX0Ut3TGyfdOc4Nz5UHaeurRDNMc1TCe49ddmR+W?= =?us-ascii?Q?lYAx8/LLOSYDHw0x6QIXu58WurYhURPU1+xdIb9RMV/JutJN0ezFhaMfaFv0?= =?us-ascii?Q?43EpZ5VWOtohMUks+NDXAjMesG5A4xILotLC71hfS3XGcwfAZJh7eN/gt2rq?= =?us-ascii?Q?kmrW9LlRswn4B82keEFx//Kqz0JMu4MbwyqAexA3gecZeCG0NDb9JDFxoWym?= =?us-ascii?Q?olVUA+JCpvMF6u+rbZMqNGejmZGGvF4g7r473x15AT4XDc/xSZ+d2SQqbW3d?= =?us-ascii?Q?sdlP/cs9xnxdiv4d88tOOMZuhWkYNWsNJ3IW7cBXntYi8KmKGkLPXn9nej+d?= =?us-ascii?Q?jkEYuNA3pTWL9PdHC5s9jlufLEtfuPc8m7ZkGXc8l1Ofx7Iix8By8LBKHSqf?= =?us-ascii?Q?wPZv96839NnNFU2wDB4Koyv/Y6YFHvU3JHb9jB68jKRtUKsD8GvBDI9JyeHf?= =?us-ascii?Q?SFqEUvYgakbQJEKsh/ytpLyhy6EYtOXAt3nxU4V0d1ZYJcadIHkyjKGU3kSP?= =?us-ascii?Q?X8TNZa38ECGB5ESzhBaQPg1tqP+g6BaI4sWJsWKIhhwqjnavqBRGat9SIh9x?= =?us-ascii?Q?XchdDIb1I2ctmkZhsAzszVODrFb9vpaZafOgO8gIaYfTN8i6Te1GgbLawEgf?= =?us-ascii?Q?GCviVD/8rPj3sZnfwiGL3psdE+rv1qBGCzYAOyw3BTvoz2HiFuLBvnF0rFt4?= =?us-ascii?Q?KPU9SzV3tMZZ4gh3Z0Wp3Zd/MB0lsoEmRNF/OIwSw0+1ppiPrQ4PDvVvcF0Q?= =?us-ascii?Q?tPtb5/x/TMLb06y6RvYq44hgJAHwad+KkFcXLoHRKANac8AtE0EXiqn0snV9?= =?us-ascii?Q?n7Yh6FuD4oCD0Iw0lDLMZ+yN3p7VtGJsluGPQYRih2D3atLFyPSupeofnVXi?= =?us-ascii?Q?4VT1N/cUfRM1ljnwMyLjdYWdWM4FforbW82fFz/utsrphxHeoww5mmprNrLh?= =?us-ascii?Q?N8rYylcl7+U0q2phlSCbEM6qa4qkXydtL1d1qIPZNsNaMK5Wl+0UscOdvg7J?= =?us-ascii?Q?SJ6Uo+zcEOZqydcbmkjpOLOf5nancYw77FKqgFMUKwom7s3mYKQ4n242l8km?= =?us-ascii?Q?qMuvLnZsKaAH+UXOi75Z9JQYUFnrcV6mSEEt2jL6aPk3x/LSQwWWWIkEmAbr?= =?us-ascii?Q?PQGFakpMKoM4cSK0qnbkklJvhlxKQs5O7fSU0TMwwfWvu+XqbJLCxvqZzP4Y?= =?us-ascii?Q?RDXbex8Hv9lcHAtfmUZrSSDB615HQuaCCvEVAN/b?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(82310400026)(7416014)(376014)(1800799024)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 17:05:12.1660 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: dde653ba-24a9-4c1d-ebb8-08de26c4a2f3 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000045.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM4PR10MB9424 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzOCBTYWx0ZWRfX6Kr23s5OuIgT KM+YGAGWlWDUDBXybQU36e8k4r/ZNhiEhLIQONBg9IQXed1z8XKVyAIOIeFc+IsEAbfB7uYz+UK NvbIaO3mn98tcUnGGBFBHWb8MGEV6ubvlz9hQQ9FXpn2ubEM+xDTcS1FhxpnCfySFd9FTS6CcrS 7LFAmhx8HNeHZrfTop9UtAXZ9/TOZAgbX5KgEbm4bXbBQjz/yte5Y+CwGjVpD/C8iyeAZXesmF8 dgz//6LYv7Og0j9kKV/l3cCHEr0nNYBp8JqkBxmjUIr4FId+gexptQ/P/zFa8wJwf1NXs46o4UX UzUynC9OOwKjAzech9zagYCc7CIFthHmsxWqWJx6mCxvcsqpkltk3m/lEDqqNNQ+z6DZ5YpkZvI AfTspqR6bi8nVtkl/y8cFjcN6xinAQ== X-Proofpoint-GUID: DKbCDfV5cFRfGJYxTDFbcrinqP9X8su8 X-Authority-Analysis: v=2.4 cv=Uqhu9uwB c=1 sm=1 tr=0 ts=691ca74d cx=c_pps a=C4PoNGsIU3N66jy1tWvQag==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=h23zC11bdaizGTZUbx4A:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: DKbCDfV5cFRfGJYxTDFbcrinqP9X8su8 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 clxscore=1015 priorityscore=1501 suspectscore=0 adultscore=0 phishscore=0 bulkscore=0 malwarescore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180138 Content-Type: text/plain; charset="utf-8" The property 'st,package' reports the SoC package used in the board DT and is used to inform the driver about which pins are available for use by the pinctrl driver. It has historically been declared as an uint32 enum, where each value is a power of 2. For backward compatibility, still accept the numeric value. Beside that, accept the new readable string values. Signed-off-by: Antonio Borneo --- drivers/pinctrl/stm32/pinctrl-stm32.c | 32 +- drivers/pinctrl/stm32/pinctrl-stm32.h | 25 +- drivers/pinctrl/stm32/pinctrl-stm32mp157.c | 352 ++++++++++----------- drivers/pinctrl/stm32/pinctrl-stm32mp257.c | 344 ++++++++++---------- 4 files changed, 396 insertions(+), 357 deletions(-) diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.c b/drivers/pinctrl/stm32/= pinctrl-stm32.c index 6a99708a5a23c..0f5ab585e4bbb 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32.c @@ -125,6 +125,28 @@ static const struct pinconf_generic_params stm32_gpio_= bindings[] =3D { stm32_gpio_io_sync, ARRAY_SIZE(stm32_gpio_io_sync)}, }; =20 +__diag_push(); +__diag_ignore_all("-Woverride-init", "Allow field overrides in table"); + +static const char * const stm32_pkgs[] =3D { + /* + * Default dummy value, as match_string() doesn't accepts NULL. + * Also not an empty string because it will match the old numeric + * values <=3D 0x00ffffff. + */ + [0 ... (STM32_PKG_MAX - 1)] =3D "x", + + [STM32_PKG_AA] =3D "AA", + [STM32_PKG_AB] =3D "AB", + [STM32_PKG_AC] =3D "AC", + [STM32_PKG_AD] =3D "AD", + [STM32_PKG_AI] =3D "AI", + [STM32_PKG_AK] =3D "AK", + [STM32_PKG_AL] =3D "AL", +}; + +__diag_pop(); + struct stm32_pinctrl_group { const char *name; unsigned long config; @@ -1894,10 +1916,18 @@ int stm32_pctl_probe(struct platform_device *pdev) pctl->dev =3D dev; pctl->match_data =3D match_data; =20 - /* get optional package information */ + /* get optional package information, legacy binding */ if (!device_property_read_u32(dev, "st,package", &pctl->pkg)) dev_dbg(pctl->dev, "package detected: %x\n", pctl->pkg); =20 + /* get optional package information, modern binding */ + ret =3D device_property_match_property_string(pctl->dev, "st,package", + stm32_pkgs, STM32_PKG_MAX); + if (ret >=3D 0) { + dev_dbg(pctl->dev, "package detected: \"%s\"\n", stm32_pkgs[ret]); + pctl->pkg =3D BIT(ret); + } + pctl->pins =3D devm_kcalloc(pctl->dev, pctl->match_data->npins, sizeof(*pctl->pins), GFP_KERNEL); if (!pctl->pins) diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.h b/drivers/pinctrl/stm32/= pinctrl-stm32.h index d17cbdbba4482..6761024ce691a 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32.h +++ b/drivers/pinctrl/stm32/pinctrl-stm32.h @@ -20,14 +20,23 @@ #define STM32_PIN_RSVD (STM32_PIN_ANALOG + 1) #define STM32_CONFIG_NUM (STM32_PIN_RSVD + 1) =20 -/* package information */ -#define STM32MP_PKG_AA BIT(0) -#define STM32MP_PKG_AB BIT(1) -#define STM32MP_PKG_AC BIT(2) -#define STM32MP_PKG_AD BIT(3) -#define STM32MP_PKG_AI BIT(8) -#define STM32MP_PKG_AK BIT(10) -#define STM32MP_PKG_AL BIT(11) +/* + * package information + * For DT backward compatibility, some value below is tagged as not to be = changed + * New packages can assume any other value + */ +enum stm32_pkg { + STM32_PKG_AA =3D 0, /* do not change */ + STM32_PKG_AB =3D 1, /* do not change */ + STM32_PKG_AC =3D 2, /* do not change */ + STM32_PKG_AD =3D 3, /* do not change */ + STM32_PKG_AI =3D 8, /* do not change */ + STM32_PKG_AK =3D 10, /* do not change */ + STM32_PKG_AL =3D 11, /* do not change */ + + /* keep this as last item */ + STM32_PKG_MAX, +}; =20 struct stm32_desc_function { const char *name; diff --git a/drivers/pinctrl/stm32/pinctrl-stm32mp157.c b/drivers/pinctrl/s= tm32/pinctrl-stm32mp157.c index 91b2fc8ddbdbc..af031d7f47548 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32mp157.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32mp157.c @@ -12,7 +12,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] =3D { STM32_PIN_PKG( PINCTRL_PIN(0, "PA0"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA0"), STM32_FUNCTION(2, "TIM2_CH1 TIM2_ETR"), STM32_FUNCTION(3, "TIM5_CH1"), @@ -28,7 +28,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(1, "PA1"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA1"), STM32_FUNCTION(1, "ETH_CLK"), STM32_FUNCTION(2, "TIM2_CH2"), @@ -46,7 +46,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(2, "PA2"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA2"), STM32_FUNCTION(2, "TIM2_CH3"), STM32_FUNCTION(3, "TIM5_CH3"), @@ -63,7 +63,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(3, "PA3"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA3"), STM32_FUNCTION(2, "TIM2_CH4"), STM32_FUNCTION(3, "TIM5_CH4"), @@ -78,7 +78,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(4, "PA4"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA4"), STM32_FUNCTION(1, "HDP0"), STM32_FUNCTION(3, "TIM5_ETR"), @@ -95,7 +95,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(5, "PA5"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA5"), STM32_FUNCTION(2, "TIM2_CH1 TIM2_ETR"), STM32_FUNCTION(4, "TIM8_CH1N"), @@ -109,7 +109,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(6, "PA6"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA6"), STM32_FUNCTION(2, "TIM1_BKIN"), STM32_FUNCTION(3, "TIM3_CH1"), @@ -127,7 +127,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(7, "PA7"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA7"), STM32_FUNCTION(2, "TIM1_CH1N"), STM32_FUNCTION(3, "TIM3_CH2"), @@ -144,7 +144,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(8, "PA8"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA8"), STM32_FUNCTION(1, "MCO1"), STM32_FUNCTION(2, "TIM1_CH1"), @@ -163,7 +163,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(9, "PA9"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA9"), STM32_FUNCTION(2, "TIM1_CH2"), STM32_FUNCTION(5, "I2C3_SMBA"), @@ -178,7 +178,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(10, "PA10"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA10"), STM32_FUNCTION(2, "TIM1_CH3"), STM32_FUNCTION(6, "SPI3_NSS I2S3_WS"), @@ -192,7 +192,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(11, "PA11"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA11"), STM32_FUNCTION(2, "TIM1_CH4"), STM32_FUNCTION(3, "I2C6_SCL"), @@ -207,7 +207,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(12, "PA12"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA12"), STM32_FUNCTION(2, "TIM1_ETR"), STM32_FUNCTION(3, "I2C6_SDA"), @@ -222,7 +222,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(13, "PA13"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA13"), STM32_FUNCTION(1, "DBTRGO"), STM32_FUNCTION(2, "DBTRGI"), @@ -233,7 +233,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(14, "PA14"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA14"), STM32_FUNCTION(1, "DBTRGO"), STM32_FUNCTION(2, "DBTRGI"), @@ -243,7 +243,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(15, "PA15"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOA15"), STM32_FUNCTION(1, "DBTRGI"), STM32_FUNCTION(2, "TIM2_CH1 TIM2_ETR"), @@ -265,7 +265,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(16, "PB0"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB0"), STM32_FUNCTION(2, "TIM1_CH2N"), STM32_FUNCTION(3, "TIM3_CH3"), @@ -281,7 +281,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(17, "PB1"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB1"), STM32_FUNCTION(2, "TIM1_CH3N"), STM32_FUNCTION(3, "TIM3_CH4"), @@ -296,7 +296,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(18, "PB2"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB2"), STM32_FUNCTION(1, "TRACED4"), STM32_FUNCTION(2, "RTC_OUT2"), @@ -313,7 +313,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(19, "PB3"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB3"), STM32_FUNCTION(1, "TRACED9"), STM32_FUNCTION(2, "TIM2_CH2"), @@ -329,7 +329,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(20, "PB4"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB4"), STM32_FUNCTION(1, "TRACED8"), STM32_FUNCTION(2, "TIM16_BKIN"), @@ -347,7 +347,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(21, "PB5"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB5"), STM32_FUNCTION(1, "ETH_CLK"), STM32_FUNCTION(2, "TIM17_BKIN"), @@ -369,7 +369,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(22, "PB6"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB6"), STM32_FUNCTION(2, "TIM16_CH1N"), STM32_FUNCTION(3, "TIM4_CH1"), @@ -387,7 +387,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(23, "PB7"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB7"), STM32_FUNCTION(2, "TIM17_CH1N"), STM32_FUNCTION(3, "TIM4_CH2"), @@ -403,7 +403,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(24, "PB8"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB8"), STM32_FUNCTION(1, "HDP6"), STM32_FUNCTION(2, "TIM16_CH1"), @@ -425,7 +425,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(25, "PB9"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB9"), STM32_FUNCTION(1, "HDP7"), STM32_FUNCTION(2, "TIM17_CH1"), @@ -447,7 +447,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(26, "PB10"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB10"), STM32_FUNCTION(2, "TIM2_CH3"), STM32_FUNCTION(4, "LPTIM2_IN1"), @@ -463,7 +463,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(27, "PB11"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB11"), STM32_FUNCTION(2, "TIM2_CH4"), STM32_FUNCTION(4, "LPTIM2_ETR"), @@ -478,7 +478,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(28, "PB12"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB12"), STM32_FUNCTION(2, "TIM1_BKIN"), STM32_FUNCTION(3, "I2C6_SMBA"), @@ -495,7 +495,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(29, "PB13"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB13"), STM32_FUNCTION(2, "TIM1_CH1N"), STM32_FUNCTION(4, "DFSDM1_CKOUT"), @@ -511,7 +511,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(30, "PB14"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB14"), STM32_FUNCTION(2, "TIM1_CH2N"), STM32_FUNCTION(3, "TIM12_CH1"), @@ -526,7 +526,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(31, "PB15"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOB15"), STM32_FUNCTION(1, "RTC_REFIN"), STM32_FUNCTION(2, "TIM1_CH3N"), @@ -541,7 +541,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(32, "PC0"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC0"), STM32_FUNCTION(4, "DFSDM1_CKIN0"), STM32_FUNCTION(5, "LPTIM2_IN2"), @@ -554,7 +554,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(33, "PC1"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC1"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(3, "SAI1_D1"), @@ -570,7 +570,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(34, "PC2"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC2"), STM32_FUNCTION(4, "DFSDM1_CKIN1"), STM32_FUNCTION(6, "SPI2_MISO I2S2_SDI"), @@ -582,7 +582,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(35, "PC3"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC3"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(4, "DFSDM1_DATIN1"), @@ -593,7 +593,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(36, "PC4"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC4"), STM32_FUNCTION(4, "DFSDM1_CKIN2"), STM32_FUNCTION(6, "I2S1_MCK"), @@ -604,7 +604,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(37, "PC5"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC5"), STM32_FUNCTION(3, "SAI1_D3"), STM32_FUNCTION(4, "DFSDM1_DATIN2"), @@ -618,7 +618,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(38, "PC6"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC6"), STM32_FUNCTION(1, "HDP1"), STM32_FUNCTION(3, "TIM3_CH1"), @@ -638,7 +638,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(39, "PC7"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC7"), STM32_FUNCTION(1, "HDP4"), STM32_FUNCTION(3, "TIM3_CH2"), @@ -657,7 +657,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(40, "PC8"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC8"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(3, "TIM3_CH3"), @@ -672,7 +672,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(41, "PC9"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC9"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(3, "TIM3_CH4"), @@ -689,7 +689,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(42, "PC10"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC10"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(4, "DFSDM1_CKIN5"), @@ -706,7 +706,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(43, "PC11"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC11"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(4, "DFSDM1_DATIN5"), @@ -722,7 +722,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(44, "PC12"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC12"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(2, "MCO2"), @@ -738,28 +738,28 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(45, "PC13"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC13"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(46, "PC14"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC14"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(47, "PC15"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOC15"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(48, "PD0"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD0"), STM32_FUNCTION(3, "I2C6_SDA"), STM32_FUNCTION(4, "DFSDM1_CKIN6"), @@ -775,7 +775,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(49, "PD1"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD1"), STM32_FUNCTION(3, "I2C6_SCL"), STM32_FUNCTION(4, "DFSDM1_DATIN6"), @@ -791,7 +791,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(50, "PD2"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD2"), STM32_FUNCTION(3, "TIM3_ETR"), STM32_FUNCTION(5, "I2C5_SMBA"), @@ -804,7 +804,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(51, "PD3"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD3"), STM32_FUNCTION(1, "HDP5"), STM32_FUNCTION(4, "DFSDM1_CKOUT"), @@ -823,7 +823,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(52, "PD4"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD4"), STM32_FUNCTION(7, "SAI3_FS_A"), STM32_FUNCTION(8, "USART2_RTS USART2_DE"), @@ -835,7 +835,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(53, "PD5"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD5"), STM32_FUNCTION(8, "USART2_TX"), STM32_FUNCTION(11, "SDMMC3_D2"), @@ -845,7 +845,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(54, "PD6"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD6"), STM32_FUNCTION(2, "TIM16_CH1N"), STM32_FUNCTION(3, "SAI1_D1"), @@ -862,7 +862,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(55, "PD7"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD7"), STM32_FUNCTION(1, "TRACED6"), STM32_FUNCTION(4, "DFSDM1_DATIN4"), @@ -877,7 +877,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(56, "PD8"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD8"), STM32_FUNCTION(4, "DFSDM1_CKIN3"), STM32_FUNCTION(7, "SAI3_SCK_B"), @@ -890,7 +890,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(57, "PD9"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD9"), STM32_FUNCTION(4, "DFSDM1_DATIN3"), STM32_FUNCTION(7, "SAI3_SD_B"), @@ -903,7 +903,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(58, "PD10"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD10"), STM32_FUNCTION(1, "RTC_REFIN"), STM32_FUNCTION(2, "TIM16_BKIN"), @@ -919,7 +919,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(59, "PD11"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD11"), STM32_FUNCTION(4, "LPTIM2_IN2"), STM32_FUNCTION(5, "I2C4_SMBA"), @@ -933,7 +933,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(60, "PD12"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD12"), STM32_FUNCTION(2, "LPTIM1_IN1"), STM32_FUNCTION(3, "TIM4_CH1"), @@ -949,7 +949,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(61, "PD13"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD13"), STM32_FUNCTION(2, "LPTIM1_OUT"), STM32_FUNCTION(3, "TIM4_CH2"), @@ -965,7 +965,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(62, "PD14"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD14"), STM32_FUNCTION(3, "TIM4_CH3"), STM32_FUNCTION(7, "SAI3_MCLK_B"), @@ -976,7 +976,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(63, "PD15"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOD15"), STM32_FUNCTION(3, "TIM4_CH4"), STM32_FUNCTION(7, "SAI3_MCLK_A"), @@ -988,7 +988,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(64, "PE0"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE0"), STM32_FUNCTION(2, "LPTIM1_ETR"), STM32_FUNCTION(3, "TIM4_ETR"), @@ -1004,7 +1004,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(65, "PE1"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE1"), STM32_FUNCTION(2, "LPTIM1_IN2"), STM32_FUNCTION(6, "I2S2_MCK"), @@ -1017,7 +1017,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(66, "PE2"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE2"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(3, "SAI1_CK1"), @@ -1032,7 +1032,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(67, "PE3"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE3"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(5, "TIM15_BKIN"), @@ -1044,7 +1044,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(68, "PE4"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE4"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(3, "SAI1_D2"), @@ -1064,7 +1064,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(69, "PE5"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE5"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(3, "SAI1_CK2"), @@ -1084,7 +1084,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(70, "PE6"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE6"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(2, "TIM1_BKIN2"), @@ -1103,7 +1103,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(71, "PE7"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE7"), STM32_FUNCTION(2, "TIM1_ETR"), STM32_FUNCTION(3, "TIM3_ETR"), @@ -1116,7 +1116,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(72, "PE8"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE8"), STM32_FUNCTION(2, "TIM1_CH1N"), STM32_FUNCTION(4, "DFSDM1_CKIN2"), @@ -1128,7 +1128,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(73, "PE9"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE9"), STM32_FUNCTION(2, "TIM1_CH1"), STM32_FUNCTION(4, "DFSDM1_CKOUT"), @@ -1140,7 +1140,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(74, "PE10"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE10"), STM32_FUNCTION(2, "TIM1_CH2N"), STM32_FUNCTION(4, "DFSDM1_DATIN4"), @@ -1152,7 +1152,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(75, "PE11"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE11"), STM32_FUNCTION(2, "TIM1_CH2"), STM32_FUNCTION(4, "DFSDM1_CKIN4"), @@ -1167,7 +1167,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(76, "PE12"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE12"), STM32_FUNCTION(2, "TIM1_CH3N"), STM32_FUNCTION(4, "DFSDM1_DATIN5"), @@ -1181,7 +1181,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(77, "PE13"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE13"), STM32_FUNCTION(1, "HDP2"), STM32_FUNCTION(2, "TIM1_CH3"), @@ -1196,7 +1196,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(78, "PE14"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE14"), STM32_FUNCTION(2, "TIM1_CH4"), STM32_FUNCTION(6, "SPI4_MOSI"), @@ -1211,7 +1211,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(79, "PE15"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOE15"), STM32_FUNCTION(1, "HDP3"), STM32_FUNCTION(2, "TIM1_BKIN"), @@ -1226,7 +1226,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(80, "PF0"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF0"), STM32_FUNCTION(5, "I2C2_SDA"), STM32_FUNCTION(10, "SDMMC3_D0"), @@ -1237,7 +1237,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(81, "PF1"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF1"), STM32_FUNCTION(5, "I2C2_SCL"), STM32_FUNCTION(10, "SDMMC3_CMD"), @@ -1248,7 +1248,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(82, "PF2"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF2"), STM32_FUNCTION(5, "I2C2_SMBA"), STM32_FUNCTION(10, "SDMMC2_D0DIR"), @@ -1260,7 +1260,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(83, "PF3"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF3"), STM32_FUNCTION(12, "ETH1_GMII_TX_ER ETH1_MII_TX_ER"), STM32_FUNCTION(13, "FMC_A3"), @@ -1269,7 +1269,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(84, "PF4"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF4"), STM32_FUNCTION(8, "USART2_RX"), STM32_FUNCTION(10, "SDMMC3_D1"), @@ -1280,7 +1280,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(85, "PF5"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF5"), STM32_FUNCTION(8, "USART2_TX"), STM32_FUNCTION(10, "SDMMC3_D2"), @@ -1290,7 +1290,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(86, "PF6"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOF6"), STM32_FUNCTION(2, "TIM16_CH1"), STM32_FUNCTION(6, "SPI5_NSS"), @@ -1303,7 +1303,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(87, "PF7"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOF7"), STM32_FUNCTION(2, "TIM17_CH1"), STM32_FUNCTION(6, "SPI5_SCK"), @@ -1315,7 +1315,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(88, "PF8"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOF8"), STM32_FUNCTION(1, "TRACED12"), STM32_FUNCTION(2, "TIM16_CH1N"), @@ -1329,7 +1329,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(89, "PF9"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOF9"), STM32_FUNCTION(1, "TRACED13"), STM32_FUNCTION(2, "TIM17_CH1N"), @@ -1343,7 +1343,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(90, "PF10"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOF10"), STM32_FUNCTION(2, "TIM16_BKIN"), STM32_FUNCTION(3, "SAI1_D3"), @@ -1358,7 +1358,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(91, "PF11"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOF11"), STM32_FUNCTION(6, "SPI5_MOSI"), STM32_FUNCTION(11, "SAI2_SD_B"), @@ -1369,7 +1369,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(92, "PF12"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF12"), STM32_FUNCTION(1, "TRACED4"), STM32_FUNCTION(12, "ETH1_GMII_RXD4"), @@ -1379,7 +1379,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(93, "PF13"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF13"), STM32_FUNCTION(1, "TRACED5"), STM32_FUNCTION(4, "DFSDM1_DATIN6"), @@ -1393,7 +1393,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(94, "PF14"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF14"), STM32_FUNCTION(1, "TRACED6"), STM32_FUNCTION(4, "DFSDM1_CKIN6"), @@ -1406,7 +1406,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(95, "PF15"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOF15"), STM32_FUNCTION(1, "TRACED7"), STM32_FUNCTION(5, "I2C4_SDA"), @@ -1418,7 +1418,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(96, "PG0"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOG0"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(4, "DFSDM1_DATIN0"), @@ -1429,7 +1429,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(97, "PG1"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOG1"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(12, "ETH1_GMII_TXD5"), @@ -1439,7 +1439,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(98, "PG2"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOG2"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(2, "MCO2"), @@ -1451,7 +1451,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(99, "PG3"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOG3"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(4, "TIM8_BKIN2"), @@ -1463,7 +1463,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(100, "PG4"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOG4"), STM32_FUNCTION(2, "TIM1_BKIN2"), STM32_FUNCTION(12, "ETH1_GMII_GTX_CLK ETH1_RGMII_GTX_CLK"), @@ -1473,7 +1473,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(101, "PG5"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOG5"), STM32_FUNCTION(2, "TIM1_ETR"), STM32_FUNCTION(12, "ETH1_GMII_CLK125 ETH1_RGMII_CLK125"), @@ -1483,7 +1483,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(102, "PG6"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG6"), STM32_FUNCTION(1, "TRACED14"), STM32_FUNCTION(2, "TIM17_BKIN"), @@ -1495,7 +1495,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(103, "PG7"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG7"), STM32_FUNCTION(1, "TRACED5"), STM32_FUNCTION(7, "SAI1_MCLK_A"), @@ -1511,7 +1511,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(104, "PG8"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG8"), STM32_FUNCTION(1, "TRACED15"), STM32_FUNCTION(2, "TIM2_CH1 TIM2_ETR"), @@ -1530,7 +1530,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(105, "PG9"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG9"), STM32_FUNCTION(1, "DBTRGO"), STM32_FUNCTION(8, "USART6_RX"), @@ -1545,7 +1545,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(106, "PG10"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG10"), STM32_FUNCTION(1, "TRACED10"), STM32_FUNCTION(9, "UART8_CTS"), @@ -1560,7 +1560,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(107, "PG11"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG11"), STM32_FUNCTION(1, "TRACED11"), STM32_FUNCTION(5, "USART1_TX"), @@ -1574,7 +1574,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(108, "PG12"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG12"), STM32_FUNCTION(2, "LPTIM1_IN1"), STM32_FUNCTION(6, "SPI6_MISO"), @@ -1591,7 +1591,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(109, "PG13"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG13"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(2, "LPTIM1_OUT"), @@ -1609,7 +1609,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(110, "PG14"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG14"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(2, "LPTIM1_ETR"), @@ -1626,7 +1626,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(111, "PG15"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOG15"), STM32_FUNCTION(1, "TRACED7"), STM32_FUNCTION(3, "SAI1_D2"), @@ -1640,21 +1640,21 @@ static const struct stm32_desc_pin stm32mp157_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(112, "PH0"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOH0"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(113, "PH1"), - STM32MP_PKG_AA | STM32MP_PKG_AC | STM32MP_PKG_AB | STM32MP_PKG_AD, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC) | BIT(STM32_PKG_AB) | BIT(STM32_PK= G_AD), STM32_FUNCTION(0, "GPIOH1"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(114, "PH2"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH2"), STM32_FUNCTION(2, "LPTIM1_IN2"), STM32_FUNCTION(10, "QUADSPI_BK2_IO0"), @@ -1666,7 +1666,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(115, "PH3"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH3"), STM32_FUNCTION(4, "DFSDM1_CKIN4"), STM32_FUNCTION(10, "QUADSPI_BK2_IO1"), @@ -1678,7 +1678,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(116, "PH4"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH4"), STM32_FUNCTION(5, "I2C2_SCL"), STM32_FUNCTION(10, "LCD_G5"), @@ -1688,7 +1688,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(117, "PH5"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH5"), STM32_FUNCTION(5, "I2C2_SDA"), STM32_FUNCTION(6, "SPI5_NSS"), @@ -1698,7 +1698,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(118, "PH6"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH6"), STM32_FUNCTION(3, "TIM12_CH1"), STM32_FUNCTION(5, "I2C2_SMBA"), @@ -1711,7 +1711,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(119, "PH7"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH7"), STM32_FUNCTION(5, "I2C3_SCL"), STM32_FUNCTION(6, "SPI5_MISO"), @@ -1723,7 +1723,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(120, "PH8"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH8"), STM32_FUNCTION(3, "TIM5_ETR"), STM32_FUNCTION(5, "I2C3_SDA"), @@ -1734,7 +1734,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(121, "PH9"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH9"), STM32_FUNCTION(3, "TIM12_CH2"), STM32_FUNCTION(5, "I2C3_SMBA"), @@ -1745,7 +1745,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(122, "PH10"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH10"), STM32_FUNCTION(3, "TIM5_CH1"), STM32_FUNCTION(5, "I2C4_SMBA"), @@ -1757,7 +1757,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(123, "PH11"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH11"), STM32_FUNCTION(3, "TIM5_CH2"), STM32_FUNCTION(5, "I2C4_SCL"), @@ -1769,7 +1769,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(124, "PH12"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH12"), STM32_FUNCTION(1, "HDP2"), STM32_FUNCTION(3, "TIM5_CH3"), @@ -1782,7 +1782,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(125, "PH13"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH13"), STM32_FUNCTION(4, "TIM8_CH1N"), STM32_FUNCTION(9, "UART4_TX"), @@ -1793,7 +1793,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(126, "PH14"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH14"), STM32_FUNCTION(4, "TIM8_CH2N"), STM32_FUNCTION(9, "UART4_RX"), @@ -1805,7 +1805,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(127, "PH15"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOH15"), STM32_FUNCTION(4, "TIM8_CH3N"), STM32_FUNCTION(14, "DCMI_D11"), @@ -1815,7 +1815,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(128, "PI0"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI0"), STM32_FUNCTION(3, "TIM5_CH4"), STM32_FUNCTION(6, "SPI2_NSS I2S2_WS"), @@ -1826,7 +1826,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(129, "PI1"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI1"), STM32_FUNCTION(4, "TIM8_BKIN2"), STM32_FUNCTION(6, "SPI2_SCK I2S2_CK"), @@ -1837,7 +1837,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(130, "PI2"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI2"), STM32_FUNCTION(4, "TIM8_CH4"), STM32_FUNCTION(6, "SPI2_MISO I2S2_SDI"), @@ -1848,7 +1848,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(131, "PI3"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI3"), STM32_FUNCTION(4, "TIM8_ETR"), STM32_FUNCTION(6, "SPI2_MOSI I2S2_SDO"), @@ -1858,7 +1858,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(132, "PI4"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI4"), STM32_FUNCTION(4, "TIM8_BKIN"), STM32_FUNCTION(11, "SAI2_MCLK_A"), @@ -1869,7 +1869,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(133, "PI5"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI5"), STM32_FUNCTION(4, "TIM8_CH1"), STM32_FUNCTION(11, "SAI2_SCK_A"), @@ -1880,7 +1880,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(134, "PI6"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI6"), STM32_FUNCTION(4, "TIM8_CH2"), STM32_FUNCTION(11, "SAI2_SD_A"), @@ -1891,7 +1891,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(135, "PI7"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI7"), STM32_FUNCTION(4, "TIM8_CH3"), STM32_FUNCTION(11, "SAI2_FS_A"), @@ -1902,14 +1902,14 @@ static const struct stm32_desc_pin stm32mp157_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(136, "PI8"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI8"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(137, "PI9"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI9"), STM32_FUNCTION(1, "HDP1"), STM32_FUNCTION(9, "UART4_RX"), @@ -1920,7 +1920,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(138, "PI10"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI10"), STM32_FUNCTION(1, "HDP0"), STM32_FUNCTION(9, "USART3_CTS USART3_NSS"), @@ -1931,7 +1931,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(139, "PI11"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOI11"), STM32_FUNCTION(1, "MCO1"), STM32_FUNCTION(6, "I2S_CKIN"), @@ -1941,7 +1941,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(140, "PI12"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOI12"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(3, "HDP0"), @@ -1951,7 +1951,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(141, "PI13"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOI13"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(3, "HDP1"), @@ -1961,7 +1961,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(142, "PI14"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOI14"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(15, "LCD_CLK"), @@ -1970,7 +1970,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(143, "PI15"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOI15"), STM32_FUNCTION(10, "LCD_G2"), STM32_FUNCTION(15, "LCD_R0"), @@ -1979,7 +1979,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(144, "PJ0"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ0"), STM32_FUNCTION(1, "TRACED8"), STM32_FUNCTION(10, "LCD_R7"), @@ -1989,7 +1989,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(145, "PJ1"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ1"), STM32_FUNCTION(1, "TRACED9"), STM32_FUNCTION(15, "LCD_R2"), @@ -1998,7 +1998,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(146, "PJ2"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ2"), STM32_FUNCTION(1, "TRACED10"), STM32_FUNCTION(14, "DSI_TE"), @@ -2008,7 +2008,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(147, "PJ3"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ3"), STM32_FUNCTION(1, "TRACED11"), STM32_FUNCTION(15, "LCD_R4"), @@ -2017,7 +2017,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(148, "PJ4"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ4"), STM32_FUNCTION(1, "TRACED12"), STM32_FUNCTION(15, "LCD_R5"), @@ -2026,7 +2026,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(149, "PJ5"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ5"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(3, "HDP2"), @@ -2036,7 +2036,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(150, "PJ6"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ6"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(3, "HDP3"), @@ -2047,7 +2047,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(151, "PJ7"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ7"), STM32_FUNCTION(1, "TRACED13"), STM32_FUNCTION(4, "TIM8_CH2N"), @@ -2057,7 +2057,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(152, "PJ8"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ8"), STM32_FUNCTION(1, "TRACED14"), STM32_FUNCTION(2, "TIM1_CH3N"), @@ -2069,7 +2069,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(153, "PJ9"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ9"), STM32_FUNCTION(1, "TRACED15"), STM32_FUNCTION(2, "TIM1_CH3"), @@ -2081,7 +2081,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(154, "PJ10"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ10"), STM32_FUNCTION(2, "TIM1_CH2N"), STM32_FUNCTION(4, "TIM8_CH2"), @@ -2092,7 +2092,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(155, "PJ11"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ11"), STM32_FUNCTION(2, "TIM1_CH2"), STM32_FUNCTION(4, "TIM8_CH2N"), @@ -2103,7 +2103,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(156, "PJ12"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ12"), STM32_FUNCTION(10, "LCD_G3"), STM32_FUNCTION(15, "LCD_B0"), @@ -2112,7 +2112,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(157, "PJ13"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ13"), STM32_FUNCTION(10, "LCD_G4"), STM32_FUNCTION(15, "LCD_B1"), @@ -2121,7 +2121,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(158, "PJ14"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ14"), STM32_FUNCTION(15, "LCD_B2"), STM32_FUNCTION(16, "EVENTOUT"), @@ -2129,7 +2129,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(159, "PJ15"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOJ15"), STM32_FUNCTION(15, "LCD_B3"), STM32_FUNCTION(16, "EVENTOUT"), @@ -2137,7 +2137,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(160, "PK0"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOK0"), STM32_FUNCTION(2, "TIM1_CH1N"), STM32_FUNCTION(4, "TIM8_CH3"), @@ -2148,7 +2148,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(161, "PK1"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOK1"), STM32_FUNCTION(1, "TRACED4"), STM32_FUNCTION(2, "TIM1_CH1"), @@ -2161,7 +2161,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(162, "PK2"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOK2"), STM32_FUNCTION(1, "TRACED5"), STM32_FUNCTION(2, "TIM1_BKIN"), @@ -2173,7 +2173,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(163, "PK3"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOK3"), STM32_FUNCTION(15, "LCD_B4"), STM32_FUNCTION(16, "EVENTOUT"), @@ -2181,7 +2181,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(164, "PK4"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOK4"), STM32_FUNCTION(15, "LCD_B5"), STM32_FUNCTION(16, "EVENTOUT"), @@ -2189,7 +2189,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(165, "PK5"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOK5"), STM32_FUNCTION(1, "TRACED6"), STM32_FUNCTION(3, "HDP6"), @@ -2199,7 +2199,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(166, "PK6"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOK6"), STM32_FUNCTION(1, "TRACED7"), STM32_FUNCTION(3, "HDP7"), @@ -2209,7 +2209,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(167, "PK7"), - STM32MP_PKG_AA, + BIT(STM32_PKG_AA), STM32_FUNCTION(0, "GPIOK7"), STM32_FUNCTION(15, "LCD_DE"), STM32_FUNCTION(16, "EVENTOUT"), @@ -2220,7 +2220,7 @@ static const struct stm32_desc_pin stm32mp157_pins[] = =3D { static const struct stm32_desc_pin stm32mp157_z_pins[] =3D { STM32_PIN_PKG( PINCTRL_PIN(400, "PZ0"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOZ0"), STM32_FUNCTION(3, "I2C6_SCL"), STM32_FUNCTION(4, "I2C2_SCL"), @@ -2232,7 +2232,7 @@ static const struct stm32_desc_pin stm32mp157_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(401, "PZ1"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOZ1"), STM32_FUNCTION(3, "I2C6_SDA"), STM32_FUNCTION(4, "I2C2_SDA"), @@ -2246,7 +2246,7 @@ static const struct stm32_desc_pin stm32mp157_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(402, "PZ2"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOZ2"), STM32_FUNCTION(3, "I2C6_SCL"), STM32_FUNCTION(4, "I2C2_SCL"), @@ -2260,7 +2260,7 @@ static const struct stm32_desc_pin stm32mp157_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(403, "PZ3"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOZ3"), STM32_FUNCTION(3, "I2C6_SDA"), STM32_FUNCTION(4, "I2C2_SDA"), @@ -2274,7 +2274,7 @@ static const struct stm32_desc_pin stm32mp157_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(404, "PZ4"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOZ4"), STM32_FUNCTION(3, "I2C6_SCL"), STM32_FUNCTION(4, "I2C2_SCL"), @@ -2285,7 +2285,7 @@ static const struct stm32_desc_pin stm32mp157_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(405, "PZ5"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOZ5"), STM32_FUNCTION(3, "I2C6_SDA"), STM32_FUNCTION(4, "I2C2_SDA"), @@ -2297,7 +2297,7 @@ static const struct stm32_desc_pin stm32mp157_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(406, "PZ6"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOZ6"), STM32_FUNCTION(3, "I2C6_SCL"), STM32_FUNCTION(4, "I2C2_SCL"), @@ -2310,7 +2310,7 @@ static const struct stm32_desc_pin stm32mp157_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(407, "PZ7"), - STM32MP_PKG_AA | STM32MP_PKG_AC, + BIT(STM32_PKG_AA) | BIT(STM32_PKG_AC), STM32_FUNCTION(0, "GPIOZ7"), STM32_FUNCTION(3, "I2C6_SDA"), STM32_FUNCTION(4, "I2C2_SDA"), diff --git a/drivers/pinctrl/stm32/pinctrl-stm32mp257.c b/drivers/pinctrl/s= tm32/pinctrl-stm32mp257.c index 6709bddd97186..346d5a10c6c8a 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32mp257.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32mp257.c @@ -13,7 +13,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { STM32_PIN_PKG( PINCTRL_PIN(0, "PA0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA0"), STM32_FUNCTION(2, "LPTIM1_CH2"), STM32_FUNCTION(3, "SPI5_RDY"), @@ -31,7 +31,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(1, "PA1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA1"), STM32_FUNCTION(3, "SPI6_MISO"), STM32_FUNCTION(5, "SAI3_SD_A"), @@ -48,7 +48,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(2, "PA2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA2"), STM32_FUNCTION(2, "LPTIM2_IN1"), STM32_FUNCTION(3, "SPI7_MISO"), @@ -64,7 +64,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(3, "PA3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA3"), STM32_FUNCTION(2, "LPTIM2_ETR"), STM32_FUNCTION(3, "SPI7_MOSI"), @@ -81,7 +81,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(4, "PA4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA4"), STM32_FUNCTION(7, "USART2_TX"), STM32_FUNCTION(8, "FDCAN2_TX"), @@ -94,7 +94,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(5, "PA5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA5"), STM32_FUNCTION(4, "SPI4_MOSI"), STM32_FUNCTION(5, "SAI2_MCLK_B"), @@ -111,7 +111,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(6, "PA6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA6"), STM32_FUNCTION(4, "SPI4_SCK"), STM32_FUNCTION(5, "SAI2_FS_B"), @@ -128,7 +128,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(7, "PA7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA7"), STM32_FUNCTION(3, "AUDIOCLK"), STM32_FUNCTION(4, "SPI6_RDY"), @@ -148,7 +148,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(8, "PA8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA8"), STM32_FUNCTION(2, "LPTIM2_CH2"), STM32_FUNCTION(3, "SPI7_NSS"), @@ -163,7 +163,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(9, "PA9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA9"), STM32_FUNCTION(4, "SPI4_NSS"), STM32_FUNCTION(5, "SAI2_SCK_B"), @@ -179,7 +179,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(10, "PA10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA10"), STM32_FUNCTION(4, "SPI4_MISO"), STM32_FUNCTION(5, "SAI2_SD_B"), @@ -195,7 +195,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(11, "PA11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA11"), STM32_FUNCTION(2, "SPI8_SCK"), STM32_FUNCTION(3, "LPTIM2_CH1"), @@ -207,7 +207,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(12, "PA12"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA12"), STM32_FUNCTION(3, "SPI6_MOSI"), STM32_FUNCTION(5, "SAI3_FS_A"), @@ -220,7 +220,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(13, "PA13"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA13"), STM32_FUNCTION(2, "SPI8_RDY"), STM32_FUNCTION(3, "I2S3_MCK"), @@ -234,7 +234,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(14, "PA14"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA14"), STM32_FUNCTION(2, "SPI8_NSS"), STM32_FUNCTION(3, "LPTIM2_CH2"), @@ -246,7 +246,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(15, "PA15"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOA15"), STM32_FUNCTION(3, "SPI3_MISO I2S3_SDI"), STM32_FUNCTION(7, "USART2_RX"), @@ -257,7 +257,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(16, "PB0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB0"), STM32_FUNCTION(3, "SPI2_SCK I2S2_CK"), STM32_FUNCTION(7, "USART1_CK"), @@ -269,7 +269,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(17, "PB1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB1"), STM32_FUNCTION(2, "SPI3_NSS I2S3_WS"), STM32_FUNCTION(8, "TIM16_CH1N"), @@ -281,7 +281,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(18, "PB2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB2"), STM32_FUNCTION(3, "SPI2_MOSI I2S2_SDO"), STM32_FUNCTION(6, "MDF1_CKI3"), @@ -294,7 +294,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(19, "PB3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB3"), STM32_FUNCTION(3, "SPI2_NSS I2S2_WS"), STM32_FUNCTION(6, "MDF1_SDI3"), @@ -306,7 +306,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(20, "PB4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB4"), STM32_FUNCTION(3, "SPI2_RDY"), STM32_FUNCTION(4, "UART4_CTS"), @@ -322,7 +322,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(21, "PB5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB5"), STM32_FUNCTION(3, "I2S2_MCK"), STM32_FUNCTION(4, "UART4_RTS"), @@ -339,7 +339,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(22, "PB6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB6"), STM32_FUNCTION(3, "SPI2_MISO I2S2_SDI"), STM32_FUNCTION(4, "UART4_RX"), @@ -353,7 +353,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(23, "PB7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB7"), STM32_FUNCTION(2, "SPI3_SCK I2S3_CK"), STM32_FUNCTION(4, "UART4_TX"), @@ -368,7 +368,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(24, "PB8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB8"), STM32_FUNCTION(2, "SPI3_MOSI I2S3_SDO"), STM32_FUNCTION(5, "PCIE_CLKREQN"), @@ -382,7 +382,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(25, "PB9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB9"), STM32_FUNCTION(2, "SPI3_RDY"), STM32_FUNCTION(7, "USART1_RTS"), @@ -397,7 +397,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(26, "PB10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB10"), STM32_FUNCTION(2, "SPI3_MISO I2S3_SDI"), STM32_FUNCTION(7, "USART1_RX"), @@ -409,7 +409,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(27, "PB11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB11"), STM32_FUNCTION(2, "I2S3_MCK"), STM32_FUNCTION(7, "USART1_CTS"), @@ -425,7 +425,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(28, "PB12"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB12"), STM32_FUNCTION(6, "UART8_CTS"), STM32_FUNCTION(8, "TIM13_CH1"), @@ -438,7 +438,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(29, "PB13"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB13"), STM32_FUNCTION(3, "SPI7_SCK"), STM32_FUNCTION(5, "SAI1_SD_B"), @@ -451,7 +451,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(30, "PB14"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB14"), STM32_FUNCTION(3, "SPI2_SCK I2S2_CK"), STM32_FUNCTION(6, "MDF1_CKI7"), @@ -465,7 +465,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(31, "PB15"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOB15"), STM32_FUNCTION(2, "LPTIM1_IN2"), STM32_FUNCTION(3, "SPI5_SCK"), @@ -483,7 +483,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(32, "PC0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC0"), STM32_FUNCTION(2, "LPTIM1_CH1"), STM32_FUNCTION(4, "SPI6_SCK"), @@ -499,7 +499,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(33, "PC1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC1"), STM32_FUNCTION(3, "SPI3_MOSI I2S3_SDO"), STM32_FUNCTION(7, "USART2_TX"), @@ -510,7 +510,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(34, "PC2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC2"), STM32_FUNCTION(2, "SPI8_MOSI"), STM32_FUNCTION(3, "LPTIM2_IN1"), @@ -523,7 +523,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(35, "PC3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC3"), STM32_FUNCTION(2, "LPTIM1_IN2"), STM32_FUNCTION(3, "SPI3_NSS I2S3_WS"), @@ -539,7 +539,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(36, "PC4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC4"), STM32_FUNCTION(4, "SPI6_MISO"), STM32_FUNCTION(5, "SAI3_FS_B"), @@ -551,7 +551,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(37, "PC5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC5"), STM32_FUNCTION(3, "SPDIFRX1_IN1"), STM32_FUNCTION(6, "MDF1_SDI1"), @@ -567,7 +567,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(38, "PC6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC6"), STM32_FUNCTION(2, "RTC_REFIN"), STM32_FUNCTION(3, "SPDIFRX1_IN0"), @@ -584,7 +584,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(39, "PC7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC7"), STM32_FUNCTION(4, "SPI6_MOSI"), STM32_FUNCTION(5, "SAI3_SD_B"), @@ -598,7 +598,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(40, "PC8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC8"), STM32_FUNCTION(2, "LPTIM1_ETR"), STM32_FUNCTION(4, "SPI6_NSS"), @@ -614,7 +614,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(41, "PC9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC9"), STM32_FUNCTION(2, "MCO1"), STM32_FUNCTION(3, "SPI3_MISO I2S3_SDI"), @@ -632,7 +632,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(42, "PC10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC10"), STM32_FUNCTION(3, "SPI3_MOSI I2S3_SDO"), STM32_FUNCTION(8, "LPTIM4_ETR"), @@ -648,7 +648,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(43, "PC11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC11"), STM32_FUNCTION(2, "LPTIM1_CH1"), STM32_FUNCTION(3, "SPI5_NSS"), @@ -666,7 +666,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(44, "PC12"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC12"), STM32_FUNCTION(2, "LPTIM1_CH2"), STM32_FUNCTION(4, "I3C3_SCL"), @@ -682,14 +682,14 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(45, "PC13"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOC13"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(48, "PD0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD0"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(2, "HDP0"), @@ -706,7 +706,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(49, "PD1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD1"), STM32_FUNCTION(2, "HDP1"), STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), @@ -725,7 +725,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(50, "PD2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD2"), STM32_FUNCTION(2, "HDP2"), STM32_FUNCTION(3, "SPI1_NSS I2S1_WS"), @@ -743,7 +743,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(51, "PD3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD3"), STM32_FUNCTION(2, "SAI1_MCLK_A"), STM32_FUNCTION(3, "SPI2_SCK I2S2_CK"), @@ -760,7 +760,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(52, "PD4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD4"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(2, "SPI4_MISO"), @@ -776,7 +776,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(53, "PD5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD5"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(2, "SPI4_NSS"), @@ -792,7 +792,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(54, "PD6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD6"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(2, "SPI4_MOSI"), @@ -808,7 +808,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(55, "PD7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD7"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(2, "SPI4_SCK"), @@ -824,7 +824,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(56, "PD8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD8"), STM32_FUNCTION(1, "TRACED4"), STM32_FUNCTION(2, "SPI4_RDY"), @@ -843,7 +843,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(57, "PD9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD9"), STM32_FUNCTION(1, "TRACED5"), STM32_FUNCTION(2, "HDP6"), @@ -861,7 +861,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(58, "PD10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD10"), STM32_FUNCTION(1, "TRACED6"), STM32_FUNCTION(2, "HDP7"), @@ -880,7 +880,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(59, "PD11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD11"), STM32_FUNCTION(1, "TRACED7"), STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), @@ -899,7 +899,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(60, "PD12"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD12"), STM32_FUNCTION(2, "SPI7_MISO"), STM32_FUNCTION(3, "SPI2_MISO I2S2_SDI"), @@ -914,7 +914,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(61, "PD13"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD13"), STM32_FUNCTION(3, "SPI2_NSS I2S2_WS"), STM32_FUNCTION(6, "MDF1_SDI7"), @@ -928,7 +928,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(62, "PD14"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD14"), STM32_FUNCTION(3, "I2S1_MCK"), STM32_FUNCTION(8, "FDCAN1_RX"), @@ -942,7 +942,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(63, "PD15"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOD15"), STM32_FUNCTION(2, "SPI1_RDY"), STM32_FUNCTION(6, "DSI_TE"), @@ -959,7 +959,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(64, "PE0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE0"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(2, "LPTIM2_CH1"), @@ -972,7 +972,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(65, "PE1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE1"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(2, "LPTIM2_CH2"), @@ -985,7 +985,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(66, "PE2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE2"), STM32_FUNCTION(2, "LPTIM2_ETR"), STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), @@ -998,7 +998,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(67, "PE3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE3"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(3, "SPI1_RDY"), @@ -1012,7 +1012,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(68, "PE4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE4"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(2, "LPTIM2_IN1"), @@ -1027,7 +1027,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(69, "PE5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE5"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(2, "LPTIM2_IN2"), @@ -1042,7 +1042,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(70, "PE6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE6"), STM32_FUNCTION(2, "SPI4_RDY"), STM32_FUNCTION(5, "SPDIFRX1_IN2"), @@ -1056,7 +1056,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(71, "PE7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE7"), STM32_FUNCTION(4, "SAI4_D4"), STM32_FUNCTION(5, "SPDIFRX1_IN3"), @@ -1071,7 +1071,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(72, "PE8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE8"), STM32_FUNCTION(2, "SPI4_MOSI"), STM32_FUNCTION(4, "SAI4_CK1"), @@ -1085,7 +1085,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(73, "PE9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE9"), STM32_FUNCTION(2, "SPI4_MISO"), STM32_FUNCTION(4, "SAI4_D2"), @@ -1100,7 +1100,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(74, "PE10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE10"), STM32_FUNCTION(2, "SPI4_SCK"), STM32_FUNCTION(4, "SAI4_D1"), @@ -1116,7 +1116,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(75, "PE11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE11"), STM32_FUNCTION(3, "SPI7_SCK"), STM32_FUNCTION(4, "SAI4_D3"), @@ -1130,7 +1130,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(76, "PE12"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE12"), STM32_FUNCTION(2, "SPI4_NSS"), STM32_FUNCTION(4, "SAI4_CK2"), @@ -1146,7 +1146,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(77, "PE13"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE13"), STM32_FUNCTION(3, "SPI7_MISO"), STM32_FUNCTION(5, "SAI1_SD_A"), @@ -1159,7 +1159,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(78, "PE14"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE14"), STM32_FUNCTION(3, "SPI7_NSS"), STM32_FUNCTION(5, "SAI1_MCLK_A"), @@ -1173,7 +1173,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(79, "PE15"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOE15"), STM32_FUNCTION(3, "SPI7_MOSI"), STM32_FUNCTION(5, "SAI1_SCK_A"), @@ -1187,7 +1187,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(80, "PF0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF0"), STM32_FUNCTION(3, "SPI3_SCK I2S3_CK"), STM32_FUNCTION(8, "FDCAN2_RX"), @@ -1201,7 +1201,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(81, "PF1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF1"), STM32_FUNCTION(2, "SPI8_MISO"), STM32_FUNCTION(3, "LPTIM2_IN2"), @@ -1214,7 +1214,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(82, "PF2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF2"), STM32_FUNCTION(3, "SPI3_RDY"), STM32_FUNCTION(7, "I2C4_SMBA"), @@ -1229,7 +1229,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(83, "PF3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF3"), STM32_FUNCTION(4, "UART8_RX"), STM32_FUNCTION(5, "SAI2_SCK_B"), @@ -1246,7 +1246,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(84, "PF4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF4"), STM32_FUNCTION(2, "RTC_OUT2"), STM32_FUNCTION(3, "SPI6_NSS"), @@ -1263,7 +1263,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(85, "PF5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF5"), STM32_FUNCTION(3, "SPI6_SCK"), STM32_FUNCTION(5, "SAI3_MCLK_A"), @@ -1279,7 +1279,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(86, "PF6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF6"), STM32_FUNCTION(2, "RTC_OUT2"), STM32_FUNCTION(4, "SAI3_MCLK_B"), @@ -1293,7 +1293,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(87, "PF7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF7"), STM32_FUNCTION(3, "SPDIFRX1_IN1"), STM32_FUNCTION(4, "SPI6_SCK"), @@ -1307,7 +1307,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(88, "PF8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF8"), STM32_FUNCTION(2, "RTC_REFIN"), STM32_FUNCTION(4, "SAI3_SCK_B"), @@ -1323,7 +1323,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(89, "PF9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF9"), STM32_FUNCTION(4, "SAI3_SD_B"), STM32_FUNCTION(5, "SAI2_SD_A"), @@ -1337,7 +1337,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(90, "PF10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF10"), STM32_FUNCTION(2, "MCO2"), STM32_FUNCTION(3, "SPI3_RDY"), @@ -1351,7 +1351,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(91, "PF11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF11"), STM32_FUNCTION(2, "MCO1"), STM32_FUNCTION(3, "SPDIFRX1_IN0"), @@ -1366,7 +1366,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(92, "PF12"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF12"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(3, "SPI5_MISO"), @@ -1380,7 +1380,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(93, "PF13"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF13"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(2, "HDP0"), @@ -1397,7 +1397,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(94, "PF14"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF14"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(2, "HDP1"), @@ -1412,7 +1412,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(95, "PF15"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOF15"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(2, "HDP2"), @@ -1429,7 +1429,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(96, "PG0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG0"), STM32_FUNCTION(2, "LPTIM1_IN1"), STM32_FUNCTION(4, "I3C3_SDA"), @@ -1445,7 +1445,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(97, "PG1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG1"), STM32_FUNCTION(2, "LPTIM1_IN1"), STM32_FUNCTION(3, "I2S3_MCK"), @@ -1465,7 +1465,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(98, "PG2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG2"), STM32_FUNCTION(2, "RTC_REFIN"), STM32_FUNCTION(3, "I2S3_MCK"), @@ -1483,7 +1483,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(99, "PG3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG3"), STM32_FUNCTION(2, "LPTIM1_ETR"), STM32_FUNCTION(3, "SPI5_MOSI"), @@ -1501,7 +1501,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(100, "PG4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG4"), STM32_FUNCTION(3, "SPI5_MISO"), STM32_FUNCTION(4, "SAI3_FS_B"), @@ -1517,7 +1517,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(101, "PG5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG5"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(2, "HDP3"), @@ -1531,7 +1531,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(102, "PG6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG6"), STM32_FUNCTION(1, "TRACED4"), STM32_FUNCTION(2, "HDP4"), @@ -1546,7 +1546,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(103, "PG7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG7"), STM32_FUNCTION(1, "TRACED5"), STM32_FUNCTION(2, "HDP5"), @@ -1561,7 +1561,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(104, "PG8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG8"), STM32_FUNCTION(1, "TRACED6"), STM32_FUNCTION(2, "HDP6"), @@ -1578,7 +1578,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(105, "PG9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG9"), STM32_FUNCTION(1, "TRACED7"), STM32_FUNCTION(6, "UART5_TX"), @@ -1590,7 +1590,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(106, "PG10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG10"), STM32_FUNCTION(1, "TRACED8"), STM32_FUNCTION(2, "HDP0"), @@ -1603,7 +1603,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(107, "PG11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG11"), STM32_FUNCTION(1, "TRACED9"), STM32_FUNCTION(2, "HDP1"), @@ -1617,7 +1617,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(108, "PG12"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG12"), STM32_FUNCTION(1, "TRACED10"), STM32_FUNCTION(2, "HDP2"), @@ -1631,7 +1631,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(109, "PG13"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG13"), STM32_FUNCTION(1, "TRACED11"), STM32_FUNCTION(2, "HDP3"), @@ -1647,7 +1647,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(110, "PG14"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG14"), STM32_FUNCTION(1, "TRACED12"), STM32_FUNCTION(2, "HDP4"), @@ -1662,7 +1662,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(111, "PG15"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOG15"), STM32_FUNCTION(1, "TRACED13"), STM32_FUNCTION(2, "HDP5"), @@ -1677,7 +1677,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(114, "PH2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH2"), STM32_FUNCTION(2, "LPTIM2_CH1"), STM32_FUNCTION(3, "SPI7_RDY"), @@ -1693,7 +1693,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(115, "PH3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH3"), STM32_FUNCTION(3, "SPI1_NSS I2S1_WS"), STM32_FUNCTION(7, "UART7_RX"), @@ -1706,7 +1706,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(116, "PH4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH4"), STM32_FUNCTION(7, "UART7_TX"), STM32_FUNCTION(8, "TIM17_BKIN"), @@ -1721,7 +1721,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(117, "PH5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH5"), STM32_FUNCTION(5, "SAI2_FS_A"), STM32_FUNCTION(7, "UART8_CTS"), @@ -1736,7 +1736,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(118, "PH6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH6"), STM32_FUNCTION(2, "LPTIM2_IN2"), STM32_FUNCTION(5, "SAI1_MCLK_B"), @@ -1751,7 +1751,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(119, "PH7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH7"), STM32_FUNCTION(3, "SPI1_MOSI I2S1_SDO"), STM32_FUNCTION(5, "UART4_TX"), @@ -1765,7 +1765,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(120, "PH8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH8"), STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), STM32_FUNCTION(4, "SPDIFRX1_IN3"), @@ -1780,7 +1780,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(121, "PH9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH9"), STM32_FUNCTION(4, "SPI6_NSS"), STM32_FUNCTION(5, "SAI3_MCLK_A"), @@ -1793,7 +1793,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(122, "PH10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH10"), STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), STM32_FUNCTION(4, "SPI6_MOSI"), @@ -1806,7 +1806,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(123, "PH11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH11"), STM32_FUNCTION(4, "SPI6_MISO"), STM32_FUNCTION(5, "SAI3_FS_A"), @@ -1818,7 +1818,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(124, "PH12"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH12"), STM32_FUNCTION(3, "SPI3_NSS I2S3_WS"), STM32_FUNCTION(4, "SPI6_MISO"), @@ -1829,7 +1829,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(125, "PH13"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOH13"), STM32_FUNCTION(3, "SPI3_SCK I2S3_CK"), STM32_FUNCTION(4, "SPI6_MOSI"), @@ -1841,7 +1841,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(128, "PI0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI0"), STM32_FUNCTION(1, "TRACED14"), STM32_FUNCTION(2, "HDP6"), @@ -1856,7 +1856,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(129, "PI1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI1"), STM32_FUNCTION(1, "TRACED15"), STM32_FUNCTION(2, "HDP7"), @@ -1872,7 +1872,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(130, "PI2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI2"), STM32_FUNCTION(4, "LPTIM1_ETR"), STM32_FUNCTION(5, "SAI4_SCK_B"), @@ -1885,7 +1885,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(131, "PI3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI3"), STM32_FUNCTION(4, "LPTIM1_IN2"), STM32_FUNCTION(5, "SAI4_SD_B"), @@ -1898,7 +1898,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(132, "PI4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI4"), STM32_FUNCTION(4, "LPTIM1_CH1"), STM32_FUNCTION(5, "SAI4_FS_B"), @@ -1910,7 +1910,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(133, "PI5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI5"), STM32_FUNCTION(3, "SPI5_MOSI"), STM32_FUNCTION(4, "SPI1_MOSI I2S1_SDO"), @@ -1924,7 +1924,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(134, "PI6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI6"), STM32_FUNCTION(2, "MCO1"), STM32_FUNCTION(7, "USART3_TX"), @@ -1936,7 +1936,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(135, "PI7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI7"), STM32_FUNCTION(7, "USART3_RX"), STM32_FUNCTION(8, "TIM2_CH1"), @@ -1947,14 +1947,14 @@ static const struct stm32_desc_pin stm32mp257_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(136, "PI8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI8"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(137, "PI9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI9"), STM32_FUNCTION(2, "SPI7_MOSI"), STM32_FUNCTION(3, "SPI2_MOSI I2S2_SDO"), @@ -1970,7 +1970,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(138, "PI10"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI10"), STM32_FUNCTION(2, "SAI1_SCK_A"), STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), @@ -1986,7 +1986,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(139, "PI11"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOI11"), STM32_FUNCTION(3, "I2S2_MCK"), STM32_FUNCTION(6, "UART8_TX"), @@ -1999,7 +1999,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(140, "PI12"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOI12"), STM32_FUNCTION(3, "SPI4_NSS"), STM32_FUNCTION(8, "FDCAN3_RX"), @@ -2011,7 +2011,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(141, "PI13"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOI13"), STM32_FUNCTION(3, "SPI4_MOSI"), STM32_FUNCTION(5, "FDCAN2_RX"), @@ -2023,7 +2023,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(142, "PI14"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOI14"), STM32_FUNCTION(3, "SPI2_NSS I2S2_WS"), STM32_FUNCTION(6, "MDF1_SDI1"), @@ -2037,7 +2037,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(143, "PI15"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOI15"), STM32_FUNCTION(3, "I2S2_MCK"), STM32_FUNCTION(4, "UART4_RX"), @@ -2052,7 +2052,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(144, "PJ0"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ0"), STM32_FUNCTION(3, "SPI5_MOSI"), STM32_FUNCTION(5, "PCIE_CLKREQN"), @@ -2067,7 +2067,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(145, "PJ1"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ1"), STM32_FUNCTION(7, "USART6_RX"), STM32_FUNCTION(9, "TIM8_CH1N"), @@ -2080,7 +2080,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(146, "PJ2"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ2"), STM32_FUNCTION(5, "SAI2_SD_B"), STM32_FUNCTION(7, "UART9_RTS"), @@ -2092,7 +2092,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(147, "PJ3"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ3"), STM32_FUNCTION(3, "SPI5_NSS"), STM32_FUNCTION(4, "SAI2_FS_A"), @@ -2105,7 +2105,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(148, "PJ4"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ4"), STM32_FUNCTION(4, "SAI2_FS_B"), STM32_FUNCTION(6, "MDF1_CCK1"), @@ -2118,7 +2118,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(149, "PJ5"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ5"), STM32_FUNCTION(3, "SPI5_MISO"), STM32_FUNCTION(4, "SAI2_SCK_B"), @@ -2131,7 +2131,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(150, "PJ6"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ6"), STM32_FUNCTION(3, "SPI7_MOSI"), STM32_FUNCTION(5, "SAI4_SD_A"), @@ -2145,7 +2145,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(151, "PJ7"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ7"), STM32_FUNCTION(3, "SPI5_MISO"), STM32_FUNCTION(5, "SAI2_MCLK_B"), @@ -2160,7 +2160,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(152, "PJ8"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ8"), STM32_FUNCTION(3, "SPI5_SCK"), STM32_FUNCTION(6, "SAI4_CK2"), @@ -2173,7 +2173,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(153, "PJ9"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ9"), STM32_FUNCTION(3, "SPI4_RDY"), STM32_FUNCTION(8, "TIM12_CH1"), @@ -2185,7 +2185,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(154, "PJ10"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ10"), STM32_FUNCTION(8, "TIM12_CH2"), STM32_FUNCTION(9, "TIM8_ETR"), @@ -2198,7 +2198,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(155, "PJ11"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ11"), STM32_FUNCTION(3, "SPI5_RDY"), STM32_FUNCTION(4, "SAI2_SCK_A"), @@ -2212,7 +2212,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(156, "PJ12"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ12"), STM32_FUNCTION(4, "SAI2_SD_A"), STM32_FUNCTION(7, "UART9_RX"), @@ -2227,7 +2227,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(157, "PJ13"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ13"), STM32_FUNCTION(4, "SAI2_MCLK_A"), STM32_FUNCTION(7, "UART9_TX"), @@ -2241,7 +2241,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(158, "PJ14"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ14"), STM32_FUNCTION(3, "SPI4_SCK"), STM32_FUNCTION(8, "FDCAN3_TX"), @@ -2252,7 +2252,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(159, "PJ15"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOJ15"), STM32_FUNCTION(1, "TRACED7"), STM32_FUNCTION(2, "HDP7"), @@ -2266,7 +2266,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(160, "PK0"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOK0"), STM32_FUNCTION(3, "SPI2_MISO I2S2_SDI"), STM32_FUNCTION(4, "SPDIFRX1_IN2"), @@ -2281,7 +2281,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(161, "PK1"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOK1"), STM32_FUNCTION(3, "SPI2_MOSI I2S2_SDO"), STM32_FUNCTION(6, "MDF1_SDI2"), @@ -2296,7 +2296,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(162, "PK2"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOK2"), STM32_FUNCTION(3, "SPI7_NSS"), STM32_FUNCTION(5, "SAI4_SCK_A"), @@ -2311,7 +2311,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(163, "PK3"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOK3"), STM32_FUNCTION(3, "SPI7_RDY"), STM32_FUNCTION(6, "MDF1_CKI1"), @@ -2325,7 +2325,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(164, "PK4"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOK4"), STM32_FUNCTION(3, "SPI7_MISO"), STM32_FUNCTION(4, "UART4_TX"), @@ -2340,7 +2340,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(165, "PK5"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOK5"), STM32_FUNCTION(3, "SPI2_RDY"), STM32_FUNCTION(6, "MDF1_CKI0"), @@ -2355,7 +2355,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(166, "PK6"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOK6"), STM32_FUNCTION(3, "SPI7_SCK"), STM32_FUNCTION(5, "SAI4_MCLK_A"), @@ -2371,7 +2371,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(167, "PK7"), - STM32MP_PKG_AI, + BIT(STM32_PKG_AI), STM32_FUNCTION(0, "GPIOK7"), STM32_FUNCTION(6, "MDF1_SDI0"), STM32_FUNCTION(7, "USART1_RX"), @@ -2389,7 +2389,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { static const struct stm32_desc_pin stm32mp257_z_pins[] =3D { STM32_PIN_PKG( PINCTRL_PIN(400, "PZ0"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ0"), STM32_FUNCTION(3, "LPTIM3_IN1"), STM32_FUNCTION(4, "SPI8_MOSI"), @@ -2404,7 +2404,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(401, "PZ1"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ1"), STM32_FUNCTION(3, "LPTIM3_CH1"), STM32_FUNCTION(4, "SPI8_MISO"), @@ -2419,7 +2419,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(402, "PZ2"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ2"), STM32_FUNCTION(3, "LPTIM3_CH1"), STM32_FUNCTION(4, "SPI8_SCK"), @@ -2433,7 +2433,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(403, "PZ3"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ3"), STM32_FUNCTION(1, "DBTRGI"), STM32_FUNCTION(2, "DBTRGO"), @@ -2451,7 +2451,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(404, "PZ4"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ4"), STM32_FUNCTION(1, "DBTRGI"), STM32_FUNCTION(2, "DBTRGO"), @@ -2468,7 +2468,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(405, "PZ5"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ5"), STM32_FUNCTION(2, "MCO1"), STM32_FUNCTION(3, "LPTIM3_ETR"), @@ -2482,7 +2482,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(406, "PZ6"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ6"), STM32_FUNCTION(1, "DBTRGI"), STM32_FUNCTION(2, "DBTRGO"), @@ -2497,7 +2497,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(407, "PZ7"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ7"), STM32_FUNCTION(4, "SPI8_MOSI"), STM32_FUNCTION(5, "MDF1_CCK1"), @@ -2510,7 +2510,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(408, "PZ8"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ8"), STM32_FUNCTION(3, "LPTIM3_IN1"), STM32_FUNCTION(4, "SPI8_MISO"), @@ -2525,7 +2525,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(409, "PZ9"), - STM32MP_PKG_AI | STM32MP_PKG_AK | STM32MP_PKG_AL, + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), STM32_FUNCTION(0, "GPIOZ9"), STM32_FUNCTION(2, "MCO2"), STM32_FUNCTION(4, "SPI8_RDY"), --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6500F36C5B1; Tue, 18 Nov 2025 16:20:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482825; cv=fail; b=HnkcWgjWv0Yf7VayvB3qIkaN+fQcn8NZoh71RPo7z0cVOjbsZZvyEZqX2QI4YieT4GwmRemftCfzJQXZo/ELAjpJxzMX0whPMDIP1PyKNFF4LagzaRUSfnwKGQQDLaBkRledmpq/6gf0WihAYCrLSBb06VeFtWVjKi30LFxm5mM= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482825; c=relaxed/simple; bh=6T5/Rn2EFA4QBv1m/UA18PjD32ca0uWLntuikPk1vbY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=OFRkOvxGVHIYd5uSyyxS4/jGIS2ncvOjfrC/o26d9WQBNl7WBbS4hwOpdz0vK2kbZ0ZLjhbrDwyYLg8KFDVaqytt0MjaMEXYv/9N/WxWWtIcXSyy5ax80ztaOi1+jDmJc37Uty/52ix41PQlfkMy5dQnZegJR/3ZnZy6VXkFdRc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=Yx2A58Qz; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="Yx2A58Qz" Received: from pps.filterd (m0369458.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIG5iWo4155516; Tue, 18 Nov 2025 17:19:47 +0100 Received: from mrwpr03cu001.outbound.protection.outlook.com (mail-francesouthazon11011069.outbound.protection.outlook.com [40.107.130.69]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agnbdj4bc-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 17:19:47 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=FuUTvmC+EqeAr7leZHDVOtuxwuDta/i6yf37W+D+skBUbbtGBLDPvCDgAGBgE+BgJ8GS9djIQm5OMB0XreQG7vX66+RjxyE/+BHifWc7tWNZjv66VMCiARkni/z86iVMmoATZAQnlcqphLWFNWlCE+rdCZbUUZlGbiLhFnvO2MPTDPB2cwOyy/cHCYoQkfPpTmYP4L4g3V0jsbSXQUZTeVQS99XD+dDEFj628ADBEJKGNM3hdOnCSDiu9cU8IBEv1/SUTiLIEYNH/EmhZmuPjCB5d+mQ+SR37rrUrZ3Sbb5/WA6z4EB3bTpiOm31MQkyExLVcn7eASt0c9j4AtjFMw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FGS0GzljigYbDxMrg1dVAYykPnpZuVNE8+NL6TEHXaE=; b=agCHoTKFNYrXw4uqR56BUo18feTXR9+Ug6rhvCJ4pJSV4jXD2er2jBeNoqyR59Fr10wMgVQIYddFcj70WLX9zgNba0MVJZughoJMzKtkPZDz6CZ1zGKzOi/rXnl/om/K/dcQaoYiGSZvLOnjFmngGsS5ZXiSCRVbN1oWO3GTPvAYw75gjaZ8axFTa4azXxGoRrXLw0UNByIDEbyyYSGVn5/gqCzjBcnBzxZUGWY+aUIAhyn2gXUO2937CuAOyJGyGAg0anGivD9QW0NhrvB0X9GrLbTsno2ipH+a5lUclySeC7jevgWgaIT7ooQy15wYkWely6537wgzxcL5lr3F2w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FGS0GzljigYbDxMrg1dVAYykPnpZuVNE8+NL6TEHXaE=; b=Yx2A58QzmwhEiGoZ+7//3QSkVIDTdVLdavlEiJXkt8ZQCgEtGrTazLwCQwcW3W9vSqNnpzStFvur8yeXZf0SAh9rHh+UUs6+b6cb9nQ/MO/xhrN1Q3FMqLXdshshYGuLEYhiYWr0o6NYCgLZv6s6c/8zoe8vYDXpxQ2iWzY2PF6tMTHHhb7G+YDc5oYIz+w7YIV73m9cioGnyafCytwdXDizfuEZYDOPZv43d3FlGoFh2KxmSEkKswg3KRaTjHsOwz3Jm2UC84l0Jt9OApO1T7n0LbtzbdFRXm63YRTEGT1dTJnfPQjkqkeG3NwiQNJVpGI8ooO6TyVP14y86tFDOA== Received: from DU2PR04CA0014.eurprd04.prod.outlook.com (2603:10a6:10:3b::19) by PAWPR10MB8240.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:102:388::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.21; Tue, 18 Nov 2025 16:19:44 +0000 Received: from DB1PEPF00039234.eurprd03.prod.outlook.com (2603:10a6:10:3b:cafe::b6) by DU2PR04CA0014.outlook.office365.com (2603:10a6:10:3b::19) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9343.10 via Frontend Transport; Tue, 18 Nov 2025 16:19:44 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DB1PEPF00039234.mail.protection.outlook.com (10.167.8.107) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 16:19:44 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:58 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:43 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 02/15] dt-bindings: pinctrl: stm32: use strings for enum property 'st,package' Date: Tue, 18 Nov 2025 17:19:23 +0100 Message-ID: <20251118161936.1085477-3-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF00039234:EE_|PAWPR10MB8240:EE_ X-MS-Office365-Filtering-Correlation-Id: fb03891d-c1db-4268-0e4e-08de26be4947 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|376014|7416014|82310400026|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?7DC6MpbfycCD4KG0pagAqmpqxjz1Wq9151Pbq0U+B32aYtfW1JIuMPabk2ZU?= =?us-ascii?Q?gDjFjjqRwMUVqLMQS1OepY87jiJiHGkGmXCWjpwo7oc7bPD3A9KZikrixzjy?= =?us-ascii?Q?mbq1zvEekF53GEM2u1m82lwN657yah2lhAF+dyF01NlMQkUON/EMLy8TLTF6?= =?us-ascii?Q?gTHWwpfY9BXjXWlUD+uLv9e9Zwv4wYWMMTj3wPyAMMowjJIxX8vvApNOSNQy?= =?us-ascii?Q?MXmbAbaPpbd1BrnZckcyn++kUZXeCVwdMzSUWSrM9bv4RxCsJbfXpvNnW6c6?= =?us-ascii?Q?ghrB9RcgoBkGsh8B13LIH4QmU/l2WAdw7koHLYzziVW22SXsa9DILed2+o9T?= =?us-ascii?Q?be09Z29zfZgu9IIWytLyyxje4ZDV3aArBXyKV04g456yHNWuoBf+usfmvDdq?= =?us-ascii?Q?fvG4LFJNC3mIy7SmT3axWYPbpTyhvlBXZnsZin4WzIegQQ8U4ftItdzsFf/W?= =?us-ascii?Q?7swK9NKdJBD8fgKHVWWkX0ejzcYz+RsHgTzvNkv34LcYx3H+L0IU485uhegC?= =?us-ascii?Q?rqB2t4wRJwVPzXZjNaBftEQ7lJOKjMJ8b/HWXFiWbhXlgDDd90l40xh2Ayo8?= =?us-ascii?Q?52E2UqhoxWEKzjyyofw33y4p9w0CGmAm4pgx1FrAME/LlO6ELHV7quzptAvy?= =?us-ascii?Q?77vUdoWUIXQqrrllkCo4rAsQ2zUm7LzlZ63WZzPzE2cDDDbDS/OVDrOHKSU3?= =?us-ascii?Q?euSCfqz0m7eUwDrECmqqY1jtt6sxo3z93Gm/KNEYo3mFM6OEN1WsUj0F6auj?= =?us-ascii?Q?pMcj6Ja0qxkkL9wicn0ItvPJdkjg6IsLOBb4QR1xy5wS8MsgcioGl4E867Hw?= =?us-ascii?Q?5dRrTw6VQ1g/lDqJgnn0vEWgKFsQJ8gSizx07NMXE5RhKYQqfctSxqJdpHEP?= =?us-ascii?Q?Bt4+gu4HAZ40S6FcUu1vNfF3Oh+imu/6UipGNN4TSQ6V/PdDa/BVse7lOTDz?= =?us-ascii?Q?MRRn7IMfwAJYIGyXH8+ZmJ2jt+DqqwLpmG588/kWlVx/c75CBS8bDWBEA6SU?= =?us-ascii?Q?gVowml5+lYFI4pHK7HXOvluBV0syKEVU3OlTYAG6obVHG4UrkffWn/bIP2JY?= =?us-ascii?Q?qNbZySmyV8cpzdXJ8dzZaLMAZlAmKvGyL1tW58H12NkzULjWvwUxC+k7dben?= =?us-ascii?Q?uMZax8mi+qNeyyMJrTD7fDVIiQIR24yUOKOFRGcnQxecPjhk/AcMLWw/Fwfg?= =?us-ascii?Q?dE0tjIwAvvMu1vj35f7wnl1CoUZXXwUQUUt+OSWLYbYYsqQJy8OgpCWkuRl7?= =?us-ascii?Q?RMiBEiY28Bothla4fRNrIsiF6gCTRXT1C8KiLxScp6qIMShnmlz6LomeqdvC?= =?us-ascii?Q?Gi3Gmdl080E/OpAUT1OyMn6ua8/v7OD7YVk1Iy5SNtZb4mxmLSj4VOgXvGF6?= =?us-ascii?Q?xiamM8eZWaYWcg/pHBmInjzBF1hpDs0UssxeE+PiCcftQx/pZuYtxYMQccax?= =?us-ascii?Q?bsm5YeK5Exn4rBpdqmmtvoKc+lmqtDhhrKC66IieIFGc3jbzQZEBpcABW2ds?= =?us-ascii?Q?mLvmAVSg4ogbYInDVkabj0Z1w/UFnhj+8bA2sV6pl5qgOd93NianwGZ4a/wu?= =?us-ascii?Q?VexxgNF8AmsEI7KFYeah/x5Ax/aBUx8o9LTCuoMT?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(376014)(7416014)(82310400026)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 16:19:44.7170 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: fb03891d-c1db-4268-0e4e-08de26be4947 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF00039234.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAWPR10MB8240 X-Proofpoint-GUID: pZReUTKKhDcVBz7ak6yNW2UMD2oOHuug X-Proofpoint-ORIG-GUID: pZReUTKKhDcVBz7ak6yNW2UMD2oOHuug X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzMSBTYWx0ZWRfXwSft9tHXBdwp 7U/ZJMSUy2+hS03U0BmBmq1NUgyC+zhmDSDESfWN5pTM3OTNBBLa2Ek/zuFyvUNUnviePzgeAex lWhlljHzo+MBbRxWqS98Pb7MFmBuTOmnc1g18TPSZI/dict3kaD84fdu4bWdyCZ8bvVQk1CO0Hk lZcl+H/kEg4WyeV50WeMDKjI6K+51nICI/zAO5X/JQNg4v/wlUBpmRGnDDEGmtaaE7pJQ6IPtoz U//0Omz8RG0ZOcZU7vJUGW5Usz8iHJYBSQAQOFnAqHFEeNUpRrisy5RBXUupyW49DU5QzEsSGnZ CMLSGFGuS6ObCeH/rYtuso3rTf01dZjsB80GaHii2h8SkPqacdHxPdfAPo8hTUPOhwCU/ELsu25 6j2o8S9WsT09xw+ivHYfP/QHnBWv6w== X-Authority-Analysis: v=2.4 cv=Q4zfIo2a c=1 sm=1 tr=0 ts=691c9ca3 cx=c_pps a=NSKzHYMMkvi3OeciOJHNYA==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=456DfskNNfzbJWC3vVwA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 suspectscore=0 clxscore=1011 spamscore=0 impostorscore=0 bulkscore=0 malwarescore=0 lowpriorityscore=0 phishscore=0 adultscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180131 Content-Type: text/plain; charset="utf-8" The property 'st,package' reports the SoC package used in the board DT and is used to inform the driver about which pins are available for use by the pinctrl driver. It has historically been declared as an uint32 enum, where each value is a power of 2. Deprecate the use of the numeric value and replace it with more readable string values. Signed-off-by: Antonio Borneo --- .../bindings/pinctrl/st,stm32-pinctrl.yaml | 18 +++++++++++++----- 1 file changed, 13 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yam= l b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml index 76d956b4a5372..73277f515a8fe 100644 --- a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml @@ -58,11 +58,19 @@ properties: - description: The field mask of IRQ mux, needed if different of= 0xf =20 st,package: - description: - Indicates the SOC package used. - More details in include/dt-bindings/pinctrl/stm32-pinfunc.h - $ref: /schemas/types.yaml#/definitions/uint32 - enum: [0x1, 0x2, 0x4, 0x8, 0x100, 0x400, 0x800] + description: Indicates the SOC package used. + oneOf: + - enum: + [0x1, 0x2, 0x4, 0x8, 0x100, 0x400, 0x800] + deprecated: true + - enum: + - AA + - AB + - AC + - AD + - AI + - AK + - AL =20 patternProperties: '^gpio@[0-9a-f]*$': --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2D5E2305079; Tue, 18 Nov 2025 17:05:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485546; cv=fail; b=qZTtHmQtoaXF74BIarLBKkF0ALBpFFXcfWC/AMR/3tigsXLZODSbh4H7YyOlJhFTPTPQC/A2DRvQ7CybIKk+0H8L9bfVJmDCm/RGiPgTyubOmoNCxlHnTCJedr8qqdLxSDKilACWgkcgThuimzSSw5IwS/PC/OKe8g6xrkwQCS4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485546; c=relaxed/simple; bh=n2YI4eU/BUYENnwg+29FXGGJzugap8baYf9UU3etJjs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Nuk9irStRtskOc9KMuY99Zh0aIRHPvjBYJk62c6mPwqT5QbOA4wgjpnPx22bW3QgLmXXCgeOmZYVxSlzZf5LUoAV9czVmLDHOoXlLe2s9GcF/DeCJeMn9DxJ2Lp+rPHcwpd2qRKpyf/vIpuu0LiRpUT01rn98dWj2+3MPEVnPKU= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=EzrQUUg9; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="EzrQUUg9" Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGtChG191115; Tue, 18 Nov 2025 18:05:13 +0100 Received: from pa4pr04cu001.outbound.protection.outlook.com (mail-francecentralazon11013044.outbound.protection.outlook.com [40.107.162.44]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agvrb0110-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 18:05:13 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=h3wgwPeBqn6sAxEKW84z5q8Pc0lR80upNHTGeOzQ2ax/7NkEwkynH8uvAgWXracnYEu0i7O6Tc4nanjEyJy1bIksdDEiW1/phUTo6ER7EOmI1R7x3cPhQCZJAnW5FY2L4Vz0Sh0eSLL/PQSB7OX1DybIPJzwkKOlAVrvqEoRj9TcvJ4K7f17qo04m1aKDrkCZND/h2NUnDgUho//ldwMYRc5/XSNg9qB3QI5RUi7XidSChS+E+OC/OCTADf7jz4vRiCRWNFlksYpmiLhIeS4NX8sWHShGjIOUBNwhZqTBdWGhiiLMZ0D1jpQIvrHvzb75A4Ta2y7Iox3RZlvtql05A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=DkuC4Nv7tXmq6q/9HWofM5d1KnDy/bOg340jqOvvtdI=; b=gpEvClVkPHmLhv+aiVoyAAnnLjCh9NXixspWGUSuahIWvfmBy81EztfClo2qyN/L8x4skVvgp1y9eIpERnGlNj46ClEIxcd7NdBa2CGS11UyRfhaWzYOAjpgOs0jHaTBnaXXi6/jGsVf09r2Qv2TpGKLvRnQGhEE2X+wDM/WMDsU+ux9gfRqeJnagZlvZn0o47Fsi1GLWxBOTf/56isYD9ZX9x/k1Lqraw73kjUw2pBZa8ZMcTR3tsQNDNXKGKAwpJBHiq/iefbfS8RruyRkHdJmioF2Nnw5+Cehhqf48jB3rQ13xJBW4+DmXS2J2c2G/D2H6QOcrwdkRsHS+QOE3Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=DkuC4Nv7tXmq6q/9HWofM5d1KnDy/bOg340jqOvvtdI=; b=EzrQUUg9cuKofTq+pE/uvltODuzTc/jeMwwPDKB1uDp0SI4ticcf9Hz5S3KXdP2eiMmhs2cSTWJO6IWuRNOEZ+cp/BqjalSUbQ1J5oveflxPQG3Iv+Jb9gdKs56jHmBbreihuc3K7RVjhjECtgeLWoQfkI8PVjmvsST3O1Ak60CsfO2wB4g9lzefHNMUVRiEzHBwCnPFDtl1DLLHXLPtghSQNzhwZWo50nm/wqKSM8Q8nKH2Cy1f5ouVOwTxkbjVsCSrYyyoSqyb1D7VAx05OkGEU1Xy8MbVAyVGsaGGTsFEay0lgrAIrJUnPHHdGSYJJV82upo00pYPTkpc/UapKQ== Received: from AS9PR05CA0354.eurprd05.prod.outlook.com (2603:10a6:20b:490::30) by DU4PR10MB8758.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:569::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 17:05:11 +0000 Received: from AMS1EPF00000045.eurprd04.prod.outlook.com (2603:10a6:20b:490:cafe::b2) by AS9PR05CA0354.outlook.office365.com (2603:10a6:20b:490::30) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9343.10 via Frontend Transport; Tue, 18 Nov 2025 17:05:11 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS1EPF00000045.mail.protection.outlook.com (10.167.16.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 17:05:10 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:09 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:44 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 03/15] arm: dts: stm32: update property 'st,package' to new bindings Date: Tue, 18 Nov 2025 17:19:24 +0100 Message-ID: <20251118161936.1085477-4-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF00000045:EE_|DU4PR10MB8758:EE_ X-MS-Office365-Filtering-Correlation-Id: e7350c0d-5351-4b2d-815a-08de26c4a224 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|36860700013|82310400026|7416014|376014|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?omHmvtZmPHtsA4ikPtnGvTRhvcYyIvN6Yuh+5sx6/yXxNYOgApSfjU6m4mhM?= =?us-ascii?Q?Taz2PFRXoR6u27Flf/hW4RDVPCJwZiUU39Op0cCRKIHjSR4eLa7ejEE83NtS?= =?us-ascii?Q?WVaNY5nPOyE2VgCAqM6Q+1DVFCPm0zbF8+JbhIjV/vxfTFnaVUFBaAPNJSRq?= =?us-ascii?Q?iDfstF1N0GUU22LN51E/xRF7GHnT+Op9jYjDSr4xU4jCaSpKQDZ8S6DjDWwR?= =?us-ascii?Q?5QHX+KuNTCGBlM3mMiNzUlkBvYw0iwYr7k1a0lE7IZNVp6Ngs9Mt3JzbYW+x?= =?us-ascii?Q?L/BUvneGdO9YxpKCJ0mfVTcJWb7BB8mDjtGGZ+pW0Ro1iHc/U5TbIQAPEbQ2?= =?us-ascii?Q?O5vFSC4pAgjFnCBNy9oSWRPdJAbht/RF3UQSHuvRD9EP8IA6zf1+ZjCUUwDn?= =?us-ascii?Q?j2reu4HHHxV9rvX/o1oM7yROP94vVvUCVRzLOcetoZctnKtr2JjFki/RmQoO?= =?us-ascii?Q?glfrq8BCEstP4+yoES9Ot8nN2F27H2Xn0TgC5m9+h42ZzAlbjhhGOXwKJM31?= =?us-ascii?Q?37NDyrZLDEG99J1IWAj0HZoFosZ7Rbh8Ee0dXC+7ecM1Eh0OyJmgFfBkDF7a?= =?us-ascii?Q?tbiUv/T45Q1ypHuzSsPPPmINwWxiLzInVKvSlhG6A3u67bJNfD9RFwf87nip?= =?us-ascii?Q?2ZzudUqVIex+QShyb8j6gBPoAAc3o/v5QgOMg0xpAqciTNVtAMJATh5HX/jz?= =?us-ascii?Q?fiylyfWNktWsRQkubP7lUdiZ6Xjyy61oD6l5nn2+PhZHEzAb5f7gY9+gOtTj?= =?us-ascii?Q?187yWq2kI8177BgTDOhxuK/J7x+qtkyQQdjQ+/oSB/pi7+A/9L6Blx6kQuZu?= =?us-ascii?Q?kLpdVfkHN0ZhOmeVOD3B4TyHewZEmj5UMK100IFB0XBwheueMBY3Z85V1TbB?= =?us-ascii?Q?LYGV9KqxrbLB+B4+FXtNM9cifbYNwQNDUE97NKDqHQ1C7WksB2WPPkiJ0SCC?= =?us-ascii?Q?H77ZtpEW+9ol6+cSeN0A8Thj2JuFYDAIuZlQ2bXfdcxvk2NPfqbIty91Jvzc?= =?us-ascii?Q?KfgA7L1coFyHjpjsEoitWxatESHOSEurWk5ErtpvdF0I06Epz+cnq17VymtL?= =?us-ascii?Q?RzaZ+02vAVOIYFyCFTxkid0jL4WxVBErhHHqiZccxvcbrY/VwvF2lIPhfRWw?= =?us-ascii?Q?71FF2hl6OVFTaF8tMwstV4x3j0ETW0ITejuErB1ewvyh0i4srkf/nca2bc08?= =?us-ascii?Q?j8jMdCy1momuemEqYHIIOD1y/hBj6qBrpPgGfGiTPHKJar9FWpYHJBdnSAjW?= =?us-ascii?Q?26LnWNhzAoDwOI8FT0rlOOv9sS2wbN7KAti2ZoODLofII1KNt6w2Uo+vq9ZR?= =?us-ascii?Q?PEeHS84ITQHnb68Z2TyfrwNkqKi3kFPcBow4b9TzZ6mRWUh01y0/fzXO9+CA?= =?us-ascii?Q?ltde71ew6F+GnaRvBky3gizvbxYkyHDdxLsYSde3AcyOqEuid3nACv8UXH/R?= =?us-ascii?Q?H1JvEaPfLzF0Pu3dItceNflOwnQ6A8YmTCKGoQZUv69Fm74i2b75nAEzd4+P?= =?us-ascii?Q?M/vQt3L3DdgcsxYD+JMAbDvbZ7Kndse46+C64pcCK4Mvr+V/3OPZU0sXLsCB?= =?us-ascii?Q?JwDICnsb0JYZ2bBTBqOvYyntVfaXt+mSXB7y2uUw?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(36860700013)(82310400026)(7416014)(376014)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 17:05:10.8166 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e7350c0d-5351-4b2d-815a-08de26c4a224 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000045.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR10MB8758 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzOCBTYWx0ZWRfXywZi5kPBwd4k +AKT4KybW0qUqB+kfJx6wj+P3RwnrifCsoLXYw0HRArwG5/f3jh8HA34jqh9Yo2TkI9OYgsDnxi bOnnr7UeYROq7sDZ5Y0xmIL+rX0VvqzBPVZ53RlBceTZO/VIWLdySgVRZzRnl379hkeRFEDkYVz O9wmRW/H8EvrhWlTiODLZFHd3MkA2gdz8Kl79UgwCco0h/oRxH+tXtRSxmFqEspi8TvGzszGDYp qevbCOVreABIjtRk+KgtnRCLmC/GnQ1WBcQiK2ViMc4UhF7LdbbFpDKwGgFVYClarhxRytswWDQ p6gXpx0LBKOF1W7r1ZQ+AxYO9VlF0PBDgw0b6CRLcxWdlGVenKQxzVpNoEdUsrv0pb0aArfgAX+ xtbfNSuPeePbn0FckCTh6GBCWyJjYA== X-Authority-Analysis: v=2.4 cv=SaL6t/Ru c=1 sm=1 tr=0 ts=691ca749 cx=c_pps a=CcFEla9EprtmhgrLblTNNw==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=KbIsqNqJ5Tj8EtjJE8oA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: 8Nl3zOtLR-q08ski8fD1-OBlQbd-IKr1 X-Proofpoint-ORIG-GUID: 8Nl3zOtLR-q08ski8fD1-OBlQbd-IKr1 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 suspectscore=0 adultscore=0 malwarescore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 spamscore=0 priorityscore=1501 bulkscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180138 Content-Type: text/plain; charset="utf-8" The property 'st,package' reports the SoC package used in the board DT and is used to inform the driver about which pins are available for use by the pinctrl driver. Use the new bindings where 'st,package' value is a string. Signed-off-by: Antonio Borneo --- arch/arm/boot/dts/st/stm32mp15xxaa-pinctrl.dtsi | 4 ++-- arch/arm/boot/dts/st/stm32mp15xxab-pinctrl.dtsi | 2 +- arch/arm/boot/dts/st/stm32mp15xxac-pinctrl.dtsi | 4 ++-- arch/arm/boot/dts/st/stm32mp15xxad-pinctrl.dtsi | 2 +- 4 files changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm/boot/dts/st/stm32mp15xxaa-pinctrl.dtsi b/arch/arm/boo= t/dts/st/stm32mp15xxaa-pinctrl.dtsi index 04f7a43ad66f9..a5dc0badec69a 100644 --- a/arch/arm/boot/dts/st/stm32mp15xxaa-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15xxaa-pinctrl.dtsi @@ -5,7 +5,7 @@ */ =20 &pinctrl { - st,package =3D ; + st,package =3D "AA"; =20 gpioa: gpio@50002000 { status =3D "okay"; @@ -75,7 +75,7 @@ gpiok: gpio@5000c000 { }; =20 &pinctrl_z { - st,package =3D ; + st,package =3D "AA"; =20 gpioz: gpio@54004000 { status =3D "okay"; diff --git a/arch/arm/boot/dts/st/stm32mp15xxab-pinctrl.dtsi b/arch/arm/boo= t/dts/st/stm32mp15xxab-pinctrl.dtsi index 328dad140e9b0..fbb22cca9ae00 100644 --- a/arch/arm/boot/dts/st/stm32mp15xxab-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15xxab-pinctrl.dtsi @@ -5,7 +5,7 @@ */ =20 &pinctrl { - st,package =3D ; + st,package =3D "AB"; =20 gpioa: gpio@50002000 { status =3D "okay"; diff --git a/arch/arm/boot/dts/st/stm32mp15xxac-pinctrl.dtsi b/arch/arm/boo= t/dts/st/stm32mp15xxac-pinctrl.dtsi index 7eaa245f44db4..f019611dbf0d6 100644 --- a/arch/arm/boot/dts/st/stm32mp15xxac-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15xxac-pinctrl.dtsi @@ -5,7 +5,7 @@ */ =20 &pinctrl { - st,package =3D ; + st,package =3D "AC"; =20 gpioa: gpio@50002000 { status =3D "okay"; @@ -63,7 +63,7 @@ gpioi: gpio@5000a000 { }; =20 &pinctrl_z { - st,package =3D ; + st,package =3D "AC"; =20 gpioz: gpio@54004000 { status =3D "okay"; diff --git a/arch/arm/boot/dts/st/stm32mp15xxad-pinctrl.dtsi b/arch/arm/boo= t/dts/st/stm32mp15xxad-pinctrl.dtsi index b63e207de2166..ac304329e5dcd 100644 --- a/arch/arm/boot/dts/st/stm32mp15xxad-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15xxad-pinctrl.dtsi @@ -5,7 +5,7 @@ */ =20 &pinctrl { - st,package =3D ; + st,package =3D "AD"; =20 gpioa: gpio@50002000 { status =3D "okay"; --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3C53136C5B6; Tue, 18 Nov 2025 16:20:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482829; cv=fail; b=F7LkqOXgbm/ObPlZ0dGMisR8v+hXzs/s5WxXRc21gdmN2vGepdepItQgBNwvO/eejg4xu4XdRPziZ5CmbMOimMYfsPUI790OuVN1bNWzkqxQAZH2jeM87IVB9Cp61LUzvv1m/7TXM50RWoeRmKZ3ASnzrUFt9tK3sBXVKhAyEe4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482829; c=relaxed/simple; bh=9EwBx5diKxVUYqyZ/2Uv9d2pbbMT0RpmFH4kuhZpMP4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=vB+0StHZzoMlESZaxZmAN/rQ7QxpOhcTjWpzyBwKOoJhPQvmV9MOVQLLbcpg2tFscSg+z7kUpe3DS+JQHGZxb8d8K43IuMaSsAZ3k4fGtBcqBhyOxVnkkbKjNaU+K5Hj4uFeNwA6XyRgySGCYXRQMIxayMBulHtHjAd4NhDQhhY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=oXstZmB2; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="oXstZmB2" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGJaGJ108117; Tue, 18 Nov 2025 17:20:00 +0100 Received: from gvxpr05cu001.outbound.protection.outlook.com (mail-swedencentralazon11013016.outbound.protection.outlook.com [52.101.83.16]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agrub8vfk-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 17:20:00 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=pA7EXiibz7mFyXFqF21Qh/PXI60DHdFlc1iEHbwf0X7mM5LpbpGc7D/COKQ7vyM/kaqGYGKvWdhwBG8HT2A9OPMkg6/MAicPIYOZVHkqBlGMzegFvt1nOPdiPrGa9/seDZG5Wore54ofFwaOiioc3L7Vcl2XUtq6Ps3rTcyG7QoPjZwacCj9fzI0eVNre2PAtCc8Ca1jgcydb5QsrEnW1C+EwFHK99BEh0L6i+0Wae+TkukqibAzWTJzJCcsKaAc7IAhW0pewahslaNPb8nGeMPhoBM9Qs+G6XVVSLy+/qtwaGnq6PMpEwZTxyvnXhBE/Tjs6wI+PnE5S0Wpv3HPUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=jXNuv+0KjapdYnuPaEW9TsBH/ZX5p8xssm/Z3nLujz4=; b=jaJL4rHt/2LtiHotKdmTJDs/hG4Tf5Nwf/zANeyhcYnApiUh7I6G1R499mxiKW63b3KytdKY6FwXDPb3gwOUUtARBNuyonmKWbDGxzy68AWd4LIP69Vi/IiqBZMGKeuEwUtYf9ZcBDc0kp5MnEDr208gvMqYcX0ia41FVLla1ElnSq2DzFxaaaGCc8aGzbjlaRoUszL/pVzCEZndhE4khrwwH22nWRwb6z5QPaT9bKPpQhkutWPK4AAr3D52Sw8yTVPDTwqd5m1ODBnrNNFpeM/GUtSDuACty37BpIg/dzq80aT1A8i7IMDk554HnKrPxN/8zL+5Svbnvhp/vjdelw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=jXNuv+0KjapdYnuPaEW9TsBH/ZX5p8xssm/Z3nLujz4=; b=oXstZmB2BSy3y7MtAxJqNdRXNSotEj+XWolOQBurZH9T6MaauRz9wgCycjlwLWs26HOnMvoZomCB7pc77dnNWHRS8O1w9Hs8WybOt5zYXem0eQLFiiNGlqNyLYQM1O98gtdwompGs6z0Z5MDiINQNm8Yawy2uZC6VNsko4MsaCVglGMDodOB5IBVFUWNj0o9KxHt2FOM3COI1/9knbxp3ZVdM0DSqVJkc4FrnDtWuNrXHV36nBOE0/AZCVl0jdM6MRuxK/j/dDqfTLWFI1Y84eRw22JoMaRh8HdjyM0I4VXXtlCp/pOCXmvTNfOmnY+WWvR6qjT0+GQ8XsfFUpUY0w== Received: from DU2PR04CA0069.eurprd04.prod.outlook.com (2603:10a6:10:232::14) by DU4PR10MB9620.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:645::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 16:19:57 +0000 Received: from DB1PEPF0003922E.eurprd03.prod.outlook.com (2603:10a6:10:232:cafe::ac) by DU2PR04CA0069.outlook.office365.com (2603:10a6:10:232::14) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 16:19:57 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DB1PEPF0003922E.mail.protection.outlook.com (10.167.8.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 16:19:57 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:00 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:45 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 04/15] arm64: dts: st: update property 'st,package' to new bindings Date: Tue, 18 Nov 2025 17:19:25 +0100 Message-ID: <20251118161936.1085477-5-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF0003922E:EE_|DU4PR10MB9620:EE_ X-MS-Office365-Filtering-Correlation-Id: 62b4e789-8472-4320-0ef5-08de26be5102 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|376014|36860700013|82310400026|1800799024|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?sulJaZTH0bDgyvBJE3KAItFUzimKA2ZRfCz+Y/M7JTCdzvOFFoYF+KlQuPZs?= =?us-ascii?Q?pkKSOYF/5NNOWkA5Odz2uUBrDTu9pop89muGNTOQCb9iWueZR5+CLr+uv04g?= =?us-ascii?Q?julxb2q1nHyJLQJ+RfRQ/yUApVLTSkUU/bfYkz/3e8HBL82SEjRNlL2P3QjX?= =?us-ascii?Q?KsvzJPylnAjtv4iapNjofqZk+7V96S0/syylivQnMOBhHveIMt/DWmR3JeT9?= =?us-ascii?Q?/bYCIECnja+6ykB2FPG1cRu27EAo2POty0d/F4Z43PJb1kFRDOSJuID4KQC7?= =?us-ascii?Q?eQCVAUlEMMYQQLBg/gIK2q0i4YzfnyVE1fT390WdME/bARTnGilvbrkwDj9S?= =?us-ascii?Q?qE+GHm8VsDU4KkzqDUnaVsz1cdpPZaNZ5RCuNQHloFjnp6pNgMQrnlOINcJw?= =?us-ascii?Q?ekc/6IRcCp44XSctlh4n/PCTy35w8X5a+yIXrshvbstUMIqT/HqKYk5PelBS?= =?us-ascii?Q?UA1DtQGUIH6yI2WGl3HtcVfi2h0cMJoVo6R4/tFRI7iGoKS7yLsFov03BtRE?= =?us-ascii?Q?9X8uXCtC5tmTBEYCCajJVDZpXGYm9qQywV6i5eZAKbeRgCSEIaYKQWTB1FwM?= =?us-ascii?Q?R6Z/JtnJLU0XEj2Y+EL5FBzrX0AM1EgnY165PIX8sIhRX0CT9XNlFMD25KGx?= =?us-ascii?Q?cW9LG5xQiTUi3LlRAzwOgDuamIEq3V1xh5ICO6V1QycNO9j/lzVJexQNL30E?= =?us-ascii?Q?yON0/1kkH/ogBYauaawdYO55aFp3ClTF//GniwaOi2m8cEedbeF/9aWpYt+H?= =?us-ascii?Q?UXGPZAiyPt3gS2SRG4hNE1dU/tk0ASFSY8nUeJv6bLul5m+Gb8JcbUGNCrOP?= =?us-ascii?Q?NyfJTAfZEEI02rHuTBENxiUyyQoDB6TrPFBrf55ElXcXNX1ogHeKpFNeJjH7?= =?us-ascii?Q?T9gAprmENkiBZQ6txs1sn5bax6HoCIkjlTH8M74rBD4NASkwiKfgjjbL6J8d?= =?us-ascii?Q?pzkIbpHzkuoWtA1sdz86oaErpPz+6YwPOM+AOcW4Fa4LrAvk0+vIJyNEWFtU?= =?us-ascii?Q?gYYQcIxVTxF0oFZMzzZHwO7zWkfhOh0wNLOZaz/wlwTyjzfLw9/xi7+KghRT?= =?us-ascii?Q?T8G33lCR8a+bWNottxG4LLY3Z0pSPNJcUKkDa7IPDRpIfrXzZaL6NGtZ6HEM?= =?us-ascii?Q?fgzSQSK/F6IgGav8udtscxxQCiMDbUnR6lRKBFpbdYnDowno+4IoXy32WDJ4?= =?us-ascii?Q?P9jum32rOx6s9Rnnn8P1lpTgzwTXb+IHQxwslIOjaSEaBR8tu4EjaEWWgxMr?= =?us-ascii?Q?0qzrBe0OviS/F8gT0I9FTjkvrhR1IYROKXm2+/kG8ZqK5lFYmv+9AImSGUA0?= =?us-ascii?Q?xsYHr6NzRvnBx5Dud33m4DE79g4DHznQrI8YG3vhW3FIio5vbN6leYn97rRg?= =?us-ascii?Q?+de9LnKIPzKSm1mI2MAnOtDxg8IJvd2ulZOgepZgBS28tBBNHqxHfGzTHTdf?= =?us-ascii?Q?mZPAdpV5cekPpiYc8YzZuVfVwyM0Wfv20kgoXE25DK2u6OFOq7WIq8IrRcFU?= =?us-ascii?Q?cw9Oa49l8lCE/ZFJVEX2IBKp60zsLtzYJKfqwrWYLTMOh3Qi7c1BT3qRA/na?= =?us-ascii?Q?avtnHakzo8tqj8BJlizqy4OlJUXKq7jW2Brw3vXL?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(7416014)(376014)(36860700013)(82310400026)(1800799024)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 16:19:57.6817 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 62b4e789-8472-4320-0ef5-08de26be5102 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF0003922E.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU4PR10MB9620 X-Authority-Analysis: v=2.4 cv=LKBrgZW9 c=1 sm=1 tr=0 ts=691c9cb0 cx=c_pps a=pEH+0fcWjejdo5BwJR6p8Q==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=456DfskNNfzbJWC3vVwA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: zrAlWzpLe_WMs6rp0sG3QZzUgHOzVDpW X-Proofpoint-GUID: zrAlWzpLe_WMs6rp0sG3QZzUgHOzVDpW X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzMSBTYWx0ZWRfX3nJKYri5ab7p uKGVrE/NxFqVSES0DTstXGYHY5/GDaPi7rdV7XhOcRfyOslfeLu0u+nCaKk+zNBDUiMlmhAni7M ylk0Bs7RECqAd1DdzxDicmv6NwRkDclOjNA5uSBiQZEGWJOc4uPXcTm130U0W0qwshggwCgQQqh Dhz0WjDMwZGs4cqATYxKrEHbNXWGWsw7naeHZ85yZjU87O5ysdE2VgXKSW8GMyRbp5UlTiQtQBd nTEiL6GTCnJQju/izkq5ki5qBoLnqtfNix8U63WHzwmsHtESVD/Evhi2BHH0V1GkOh9yh+YhYix 3+ul4h/B+1V93H/hUHVjJOx1TSPujYzdw3NoEYE9e109qHIF7CHrS+C8O5LnqOIHODx8zoPl4SV yCnPu45RsGCldGAfv9fuDDNKVpmUVw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 adultscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 impostorscore=0 bulkscore=0 spamscore=0 clxscore=1015 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180131 Content-Type: text/plain; charset="utf-8" The property 'st,package' reports the SoC package used in the board DT and is used to inform the driver about which pins are available for use by the pinctrl driver. Use the new bindings where 'st,package' value is a string. Signed-off-by: Antonio Borneo --- arch/arm64/boot/dts/st/stm32mp25xxai-pinctrl.dtsi | 2 +- arch/arm64/boot/dts/st/stm32mp25xxak-pinctrl.dtsi | 2 +- arch/arm64/boot/dts/st/stm32mp25xxal-pinctrl.dtsi | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/st/stm32mp25xxai-pinctrl.dtsi b/arch/arm64= /boot/dts/st/stm32mp25xxai-pinctrl.dtsi index abdbc7aebc7f1..c1dccdb634dff 100644 --- a/arch/arm64/boot/dts/st/stm32mp25xxai-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25xxai-pinctrl.dtsi @@ -5,7 +5,7 @@ */ =20 &pinctrl { - st,package =3D ; + st,package =3D "AI"; =20 gpioa: gpio@44240000 { status =3D "okay"; diff --git a/arch/arm64/boot/dts/st/stm32mp25xxak-pinctrl.dtsi b/arch/arm64= /boot/dts/st/stm32mp25xxak-pinctrl.dtsi index 2e0d4d349d143..b485056801c92 100644 --- a/arch/arm64/boot/dts/st/stm32mp25xxak-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25xxak-pinctrl.dtsi @@ -5,7 +5,7 @@ */ =20 &pinctrl { - st,package =3D ; + st,package =3D "AK"; =20 gpioa: gpio@44240000 { status =3D "okay"; diff --git a/arch/arm64/boot/dts/st/stm32mp25xxal-pinctrl.dtsi b/arch/arm64= /boot/dts/st/stm32mp25xxal-pinctrl.dtsi index 2406e972554c1..1e55ac283fab7 100644 --- a/arch/arm64/boot/dts/st/stm32mp25xxal-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25xxal-pinctrl.dtsi @@ -5,7 +5,7 @@ */ =20 &pinctrl { - st,package =3D ; + st,package =3D "AL"; =20 gpioa: gpio@44240000 { status =3D "okay"; --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 973D82C032C; Tue, 18 Nov 2025 16:21:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482908; cv=fail; b=VCBn+61veEx4U1ey6qH3NKh5TQJJyTQHEXcrtiqG5+jaIiBk9bCCktCTbcUNSah5wiQ4IkMW6jlgTbjv6+YAWpw00Wa8W/Nk37aEc1pp2spRbD5FKk4uAZuzIZvQDbXHXkLIdBahzGEVpvXPvV5FEoGK6c47R4umsRP0Hh+b+gw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482908; c=relaxed/simple; bh=FSn8UmYpyGFaZLCxehZ8EEYuti+HSnY42FJoZ5Hr1XE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=PsLEmZ+ivcPhbDm9+GEFB4At3G2bZr3htUqSQ+0BKuoN3Rh0epHp1o5a/e7yYS+/aqrbJA+iOvDcK9XfP1K6GpYYU0RF5D39YdEe7esUn7ueVVX1a69gcA8256IV6tr0DlILnjAYgnC7gaIFgB1i2Xe+pAJyqwxVJS1QiOyY/38= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=EWR7al+v; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="EWR7al+v" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGFaRZ099945; Tue, 18 Nov 2025 17:20:06 +0100 Received: from du2pr03cu002.outbound.protection.outlook.com (mail-northeuropeazon11011065.outbound.protection.outlook.com [52.101.65.65]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agrub8vg3-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 17:20:06 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=UNgyK2nBIchns1K3y1kqRg8+M70CnRYpPrpKzpmsbkCPNa+ihsQyc1s+38B4frDtFEMs0p/65ZTe6rsc9M5WY8gjrkD4v33yb281iRBlg+KQ+U1x1Om1+a3jMAbOHn4al9/tR7I4OJ8U87kjj1l9amEtg06qMMI+skmba3i3GCdQ2wvugqBLlirzfZezjL2OeGqRezX2XmVXG2xzpjNvqxmkodEEMhEigTQhLIsj+JdP8dpPLY/Uv+CivgdGe0C7MoGRjLhV7vt3I9zumWOhvm5pJW1vTGtOOVNr7AWxcIno/RyMYsJNHDXurbC8Pea5bwYWXh0cO+vLGYu+09Udsg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Hk/VwA+m2c178ThVMbEz+BRa3Dmb8sN7t2YPFFVrRaI=; b=mG+tuYj5WY1DQrvk/Cc7axnHwGYOCwSabufVFBmT5xrKsuk03QBdjZE6+uzC/CJwQ8yUCVSjnrXI1N1Z/JVRQNY2kEDe7VGSvdFIoma7bZftxWE9kd/OUgmxWIjh7QNsZl3/IRAWoS9iBtpkdUQ61OqZw4zV3Y+aqxWNJDg7BvisaK1nfTYdR+wRcU6MB4ImvUdQThputvg8Vd5ClK59MrSVg7zvczqKK6paoLzIBl5JDnRFTTjDrZRRMvVnc5WdxONMFnaUtT6z2nr8CZe4SPO4sBz4PD3eu1mQckCPj0ql/Ro8FqNaK3u3qOmxIQQ5ZF6fdMmKmtzG8mgrjweY9g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Hk/VwA+m2c178ThVMbEz+BRa3Dmb8sN7t2YPFFVrRaI=; b=EWR7al+va1Y1uCWIrh/tkspnaPqc1yIeYKNOtwbuBsUnU/fU8OBxxMVSYQNa7lONAyDce8T3Kt5cqGXqlOAUydhKZlHEwMuA4r9Fng8kDjv/UJn/SyoRO1IED5JLpfzp+7Hn7ZtnNz0YH5B+Rr63Il2qH1TvpoRqGpY2dI4S78G0n8brUq987tdTJ8y2+lTmaIwunlteAUaiNhtlzuviQbvrneNt9kmEdf8z+6LhbqomMY1RgVhmpGknhEcFrfoqIImLlodztBWgW/iC9UpHJDuBnfY0bhysP6Z7BADRH3Em/mi9qM3Kexq4Oap6sA3nnXIvr/tR7SgyFZu3CDkDsA== Received: from DU2PR04CA0076.eurprd04.prod.outlook.com (2603:10a6:10:232::21) by DB8PR10MB3751.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:161::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 16:19:58 +0000 Received: from DB1PEPF0003922E.eurprd03.prod.outlook.com (2603:10a6:10:232:cafe::c3) by DU2PR04CA0076.outlook.office365.com (2603:10a6:10:232::21) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 16:19:58 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DB1PEPF0003922E.mail.protection.outlook.com (10.167.8.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 16:19:58 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:01 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:46 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= Subject: [PATCH v2 05/15] pinctrl: stm32: add new package to stm32mp257 pinctrl support Date: Tue, 18 Nov 2025 17:19:26 +0100 Message-ID: <20251118161936.1085477-6-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF0003922E:EE_|DB8PR10MB3751:EE_ X-MS-Office365-Filtering-Correlation-Id: ec34a7a4-cb90-4e4f-9403-08de26be5142 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|82310400026|376014|7416014|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?T2Exd0Erai9qZFZOUUNDQkFadDhLYnQ4VjNWeHgxUUwwZUhzaW5XeFQ4QzZr?= =?utf-8?B?SmNpcTgzTEk2ZG80cnZWUkR4WDh5Wk9DREoxeDExVnVHRi9tWTJuMHpva2p5?= =?utf-8?B?Nk5sNmNyRlNmUkhRM3dMY1pZQUcyMEVhaVZ2elBFcEorMzJxZG9YUGhlR0wx?= =?utf-8?B?aHo5a3dKWE85VnV6ZjVnOFQ1aHYvTUo2YnBvaFR6a3NlRFVhVElWZFV4WWhy?= =?utf-8?B?ODVxOE1SOThHdXAzekw2V2Mwa3kybldWQnYyYXRSWGY1c01ocVVQcjVpdWxj?= =?utf-8?B?cVZ5SGhmWDF5Z3RvcThwOWx3bkcxWVpwcDlZMjh0SWsrK252WjAxTmtaN2Fq?= =?utf-8?B?SzB1RE9ITG5MMFVGTklQdHdJVlB2d0ZPcTJtdEprRmd6TzlRWUEzcno0UXZ4?= =?utf-8?B?T21zQmFLUmxyRmlobHZLSFh3c3dDdTYvdk9IMzY4QUJjVENiZWw2cU1QN0sr?= =?utf-8?B?dHcyTVN4SXRkUk8wOGcwaVdHaUI4VTNjTWtyWjBpUy9oMmUvN2RqbVJxWkxY?= =?utf-8?B?bFpIaG5kTFgyeTdLUkhGVGprOCtTRVR0TndkMlZhNUo3ckNldTFPSkVwY2V6?= =?utf-8?B?bFYrQzAyRXhOV0Y0ZVZuRWJKMWphVjkzOVRDT1Blc09TMUZaaGpSOTVScm9y?= =?utf-8?B?L21MZ0h5Z1E0a3Joc3QxNE5Ec1RsNzZnTG95Z1F6Q2duejFlQmZha0ZBSlJQ?= =?utf-8?B?akpzYm10N2RzQXFyRVcwNnpKdTk3Rit6VmhDZHNaUzJpaXY5Q29RZVFJNUdi?= =?utf-8?B?dER0QjRLaFNvdXdkeVRJOUNIOFFwNHVXVGQ3b01ueS9WaExMUXJzdGd2d0Ni?= =?utf-8?B?UnhaWDh4QllVSyt6Q1VpemhhN1NNcEVVaDFFY250ZU51bDc2QUxneVlIZXMr?= =?utf-8?B?Sm85Q2lwVHplVmxmMEpQU3VQR1BTQVd2Qjd1OXg2MnJhTjB1M1pFeXRKWGFB?= =?utf-8?B?bTdGUXZBODA4ak5UdERHVG9rcEVvbk9uYU5QcUZNbTNyT3Mycnp3VTRIR2Jv?= =?utf-8?B?bGwwNG1scnhGZ2lxRCszSElMblVlZkdFSyttZHlKRmVOM2QwUlIrRE0zYVov?= =?utf-8?B?eSs4ckJ4UDdJSEc4VDZIRnBiSVNtZ21CZHA2NUNDa1Z6WlNMTUpFNjVTQkFF?= =?utf-8?B?c0RvS0xuUENWNmg5OWplVXQ0V2VvMjI4WHMwSG9nQWlJVnhjejViVjUzekds?= =?utf-8?B?OFJFVVNRSW92WXlRdFEvVGhmNWZrdzMwYzd0OHRtRlEyN0hPNnd1ZDZMSEty?= =?utf-8?B?bnVvUFEwWlBXb1kxNDJzZEhrbUU5U29pVitVWkpSbTdVMDMwRUQxNFFrMDFO?= =?utf-8?B?UnpYMmZOWThqQTN2Mkp2WkNIRURMN2R1NVBPQ2QxL3A3QXd3RjFheVpaUzYr?= =?utf-8?B?bVRaeE00b0o4WS9RcVNicjNLamZQRGRpZ3ZEYUhnRnUzTHZWN1ROT0pFUUhY?= =?utf-8?B?dmc1Vk9qZmtsVlJ1U2JpWkhubndJNW5NNTQ1YUZER2VHTllsVWs2SjdCYUVw?= =?utf-8?B?VWpRU0NJNVpFSzhRYWFubzhsUW8rVzZxRG5lRVBtcWIxNkRaYkREOWpXcEtL?= =?utf-8?B?QTNZbEJWODZJMmlmcURKYVBsaW5hbVlKVjdmWUl3clBla01TdWdrM3R5VHhM?= =?utf-8?B?UEhvTVZ5Nk5JdzNYdXVVTDJTaWdIV3pIRldFamFxa2lGbUFEU1k3VW9oaHh6?= =?utf-8?B?L1FKb29WbjQ4ZkhlSlhFeTJEY2ZGdWQzejRuT3BzUTBLM3YyMFE4SVRvdG1l?= =?utf-8?B?anc0OTg0RktzcC9yUUEzOHBPY1VSTllodjViejhXN2laelh6NjBnMGR3NFk5?= =?utf-8?B?WmRvaDRRc2Qzb3ZhRFl3Nkk5Yk5KVmdocUtuQzhjcG1La2kxRTVhZGVmUFJo?= =?utf-8?B?OUIzemRhM0FzOHJzd1NXeHkyMkJKNklpcDFFZFdnQnoxQ2cxSWxseXpkTStm?= =?utf-8?B?UjFuMEhzOGR6ZWo3RE9EeDMwOENtdllaL2dleE52R1EyMlZmaFFXTndSZis1?= =?utf-8?B?SGJ6QlEyZjZrbjFhUFFWNWJtZUwyQXZocU5SbnNFTTVWOFpyd052eUlPWWRX?= =?utf-8?B?cG52ZElEWnBGOG8yL3dQR1o4RlE5d0U5cEVDRlpmaFNaZjhsVm5FaFhxa042?= =?utf-8?Q?D87QOiJ08NMBmpezBdx8iosPg?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(82310400026)(376014)(7416014)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 16:19:58.1006 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ec34a7a4-cb90-4e4f-9403-08de26be5142 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF0003922E.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR10MB3751 X-Authority-Analysis: v=2.4 cv=LKBrgZW9 c=1 sm=1 tr=0 ts=691c9cb6 cx=c_pps a=KGNGHRCrBgxyWJT5PB+uzg==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=mcapIeYrMYwP5J6XJbAA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: gh-OTLrnyq-_T1tUNRcgex3M3wtg8LTN X-Proofpoint-GUID: gh-OTLrnyq-_T1tUNRcgex3M3wtg8LTN X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzMSBTYWx0ZWRfX87g76EzCALmD 0qcc07TzCu2C9gyQghB0ReI6MFQpQbQ5Qq0yfLxPjhYnuQMQERl/ZAD4RneJKOY/68YGb3QW7MV OfA+pmPZUPZTPIV1bPAw1KnSz1PSO6qnsDEjzp/sL40IAhs6eFLr8QQ5Ru/3p6aj6L2LcxHvpSn hbZvacNGzwjLJfrHfwHwAyoRhx67XxG42roMlwfxbGB30++rESSpLMk6RVos/s2t3ueGhvP3Skl eZJVF+Bll5z+SUexs8ihtxx8oPqyR9rmthCLRtwTibuv42abaatM4N6pV2c1KM3WEQNDz4+kjSI tRtUgukpZsln4SgTdByY+zwhDacuerXf4U7gJj8ReIqGVkOPX7vWfu0We0BBV8JOSDowFPQme3Z utC15cu3s0tQ4PARRAXTbVj/y8S8Kw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 adultscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 impostorscore=0 bulkscore=0 spamscore=0 clxscore=1015 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180131 From: Cl=C3=A9ment Le Goffic Add the package 'AJ' to the list of supported SoC packages for stm32mp257 pinctrl. It corresponds to the package type TFBGA361. Signed-off-by: Cl=C3=A9ment Le Goffic Signed-off-by: Antonio Borneo --- drivers/pinctrl/stm32/pinctrl-stm32.c | 1 + drivers/pinctrl/stm32/pinctrl-stm32.h | 1 + drivers/pinctrl/stm32/pinctrl-stm32mp257.c | 288 ++++++++++----------- 3 files changed, 146 insertions(+), 144 deletions(-) diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.c b/drivers/pinctrl/stm32/= pinctrl-stm32.c index 0f5ab585e4bbb..97995ac505786 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32.c @@ -141,6 +141,7 @@ static const char * const stm32_pkgs[] =3D { [STM32_PKG_AC] =3D "AC", [STM32_PKG_AD] =3D "AD", [STM32_PKG_AI] =3D "AI", + [STM32_PKG_AI] =3D "AJ", [STM32_PKG_AK] =3D "AK", [STM32_PKG_AL] =3D "AL", }; diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.h b/drivers/pinctrl/stm32/= pinctrl-stm32.h index 6761024ce691a..051597b00f1f5 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32.h +++ b/drivers/pinctrl/stm32/pinctrl-stm32.h @@ -31,6 +31,7 @@ enum stm32_pkg { STM32_PKG_AC =3D 2, /* do not change */ STM32_PKG_AD =3D 3, /* do not change */ STM32_PKG_AI =3D 8, /* do not change */ + STM32_PKG_AJ, STM32_PKG_AK =3D 10, /* do not change */ STM32_PKG_AL =3D 11, /* do not change */ =20 diff --git a/drivers/pinctrl/stm32/pinctrl-stm32mp257.c b/drivers/pinctrl/s= tm32/pinctrl-stm32mp257.c index 346d5a10c6c8a..4808eea93f1bd 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32mp257.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32mp257.c @@ -13,7 +13,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { STM32_PIN_PKG( PINCTRL_PIN(0, "PA0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA0"), STM32_FUNCTION(2, "LPTIM1_CH2"), STM32_FUNCTION(3, "SPI5_RDY"), @@ -31,7 +31,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(1, "PA1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA1"), STM32_FUNCTION(3, "SPI6_MISO"), STM32_FUNCTION(5, "SAI3_SD_A"), @@ -48,7 +48,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(2, "PA2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA2"), STM32_FUNCTION(2, "LPTIM2_IN1"), STM32_FUNCTION(3, "SPI7_MISO"), @@ -64,7 +64,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(3, "PA3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA3"), STM32_FUNCTION(2, "LPTIM2_ETR"), STM32_FUNCTION(3, "SPI7_MOSI"), @@ -81,7 +81,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(4, "PA4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA4"), STM32_FUNCTION(7, "USART2_TX"), STM32_FUNCTION(8, "FDCAN2_TX"), @@ -94,7 +94,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(5, "PA5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA5"), STM32_FUNCTION(4, "SPI4_MOSI"), STM32_FUNCTION(5, "SAI2_MCLK_B"), @@ -111,7 +111,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(6, "PA6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA6"), STM32_FUNCTION(4, "SPI4_SCK"), STM32_FUNCTION(5, "SAI2_FS_B"), @@ -128,7 +128,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(7, "PA7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA7"), STM32_FUNCTION(3, "AUDIOCLK"), STM32_FUNCTION(4, "SPI6_RDY"), @@ -148,7 +148,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(8, "PA8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA8"), STM32_FUNCTION(2, "LPTIM2_CH2"), STM32_FUNCTION(3, "SPI7_NSS"), @@ -163,7 +163,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(9, "PA9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA9"), STM32_FUNCTION(4, "SPI4_NSS"), STM32_FUNCTION(5, "SAI2_SCK_B"), @@ -179,7 +179,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(10, "PA10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA10"), STM32_FUNCTION(4, "SPI4_MISO"), STM32_FUNCTION(5, "SAI2_SD_B"), @@ -195,7 +195,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(11, "PA11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA11"), STM32_FUNCTION(2, "SPI8_SCK"), STM32_FUNCTION(3, "LPTIM2_CH1"), @@ -207,7 +207,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(12, "PA12"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA12"), STM32_FUNCTION(3, "SPI6_MOSI"), STM32_FUNCTION(5, "SAI3_FS_A"), @@ -220,7 +220,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(13, "PA13"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA13"), STM32_FUNCTION(2, "SPI8_RDY"), STM32_FUNCTION(3, "I2S3_MCK"), @@ -234,7 +234,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(14, "PA14"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA14"), STM32_FUNCTION(2, "SPI8_NSS"), STM32_FUNCTION(3, "LPTIM2_CH2"), @@ -246,7 +246,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(15, "PA15"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOA15"), STM32_FUNCTION(3, "SPI3_MISO I2S3_SDI"), STM32_FUNCTION(7, "USART2_RX"), @@ -257,7 +257,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(16, "PB0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB0"), STM32_FUNCTION(3, "SPI2_SCK I2S2_CK"), STM32_FUNCTION(7, "USART1_CK"), @@ -269,7 +269,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(17, "PB1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB1"), STM32_FUNCTION(2, "SPI3_NSS I2S3_WS"), STM32_FUNCTION(8, "TIM16_CH1N"), @@ -281,7 +281,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(18, "PB2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB2"), STM32_FUNCTION(3, "SPI2_MOSI I2S2_SDO"), STM32_FUNCTION(6, "MDF1_CKI3"), @@ -294,7 +294,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(19, "PB3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB3"), STM32_FUNCTION(3, "SPI2_NSS I2S2_WS"), STM32_FUNCTION(6, "MDF1_SDI3"), @@ -306,7 +306,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(20, "PB4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB4"), STM32_FUNCTION(3, "SPI2_RDY"), STM32_FUNCTION(4, "UART4_CTS"), @@ -322,7 +322,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(21, "PB5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB5"), STM32_FUNCTION(3, "I2S2_MCK"), STM32_FUNCTION(4, "UART4_RTS"), @@ -339,7 +339,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(22, "PB6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB6"), STM32_FUNCTION(3, "SPI2_MISO I2S2_SDI"), STM32_FUNCTION(4, "UART4_RX"), @@ -353,7 +353,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(23, "PB7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB7"), STM32_FUNCTION(2, "SPI3_SCK I2S3_CK"), STM32_FUNCTION(4, "UART4_TX"), @@ -368,7 +368,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(24, "PB8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB8"), STM32_FUNCTION(2, "SPI3_MOSI I2S3_SDO"), STM32_FUNCTION(5, "PCIE_CLKREQN"), @@ -382,7 +382,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(25, "PB9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB9"), STM32_FUNCTION(2, "SPI3_RDY"), STM32_FUNCTION(7, "USART1_RTS"), @@ -397,7 +397,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(26, "PB10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB10"), STM32_FUNCTION(2, "SPI3_MISO I2S3_SDI"), STM32_FUNCTION(7, "USART1_RX"), @@ -409,7 +409,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(27, "PB11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB11"), STM32_FUNCTION(2, "I2S3_MCK"), STM32_FUNCTION(7, "USART1_CTS"), @@ -425,7 +425,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(28, "PB12"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB12"), STM32_FUNCTION(6, "UART8_CTS"), STM32_FUNCTION(8, "TIM13_CH1"), @@ -438,7 +438,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(29, "PB13"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB13"), STM32_FUNCTION(3, "SPI7_SCK"), STM32_FUNCTION(5, "SAI1_SD_B"), @@ -451,7 +451,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(30, "PB14"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB14"), STM32_FUNCTION(3, "SPI2_SCK I2S2_CK"), STM32_FUNCTION(6, "MDF1_CKI7"), @@ -465,7 +465,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(31, "PB15"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOB15"), STM32_FUNCTION(2, "LPTIM1_IN2"), STM32_FUNCTION(3, "SPI5_SCK"), @@ -483,7 +483,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(32, "PC0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC0"), STM32_FUNCTION(2, "LPTIM1_CH1"), STM32_FUNCTION(4, "SPI6_SCK"), @@ -499,7 +499,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(33, "PC1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC1"), STM32_FUNCTION(3, "SPI3_MOSI I2S3_SDO"), STM32_FUNCTION(7, "USART2_TX"), @@ -510,7 +510,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(34, "PC2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC2"), STM32_FUNCTION(2, "SPI8_MOSI"), STM32_FUNCTION(3, "LPTIM2_IN1"), @@ -523,7 +523,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(35, "PC3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC3"), STM32_FUNCTION(2, "LPTIM1_IN2"), STM32_FUNCTION(3, "SPI3_NSS I2S3_WS"), @@ -539,7 +539,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(36, "PC4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC4"), STM32_FUNCTION(4, "SPI6_MISO"), STM32_FUNCTION(5, "SAI3_FS_B"), @@ -551,7 +551,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(37, "PC5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC5"), STM32_FUNCTION(3, "SPDIFRX1_IN1"), STM32_FUNCTION(6, "MDF1_SDI1"), @@ -567,7 +567,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(38, "PC6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC6"), STM32_FUNCTION(2, "RTC_REFIN"), STM32_FUNCTION(3, "SPDIFRX1_IN0"), @@ -584,7 +584,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(39, "PC7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC7"), STM32_FUNCTION(4, "SPI6_MOSI"), STM32_FUNCTION(5, "SAI3_SD_B"), @@ -598,7 +598,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(40, "PC8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC8"), STM32_FUNCTION(2, "LPTIM1_ETR"), STM32_FUNCTION(4, "SPI6_NSS"), @@ -614,7 +614,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(41, "PC9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC9"), STM32_FUNCTION(2, "MCO1"), STM32_FUNCTION(3, "SPI3_MISO I2S3_SDI"), @@ -632,7 +632,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(42, "PC10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC10"), STM32_FUNCTION(3, "SPI3_MOSI I2S3_SDO"), STM32_FUNCTION(8, "LPTIM4_ETR"), @@ -648,7 +648,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(43, "PC11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC11"), STM32_FUNCTION(2, "LPTIM1_CH1"), STM32_FUNCTION(3, "SPI5_NSS"), @@ -666,7 +666,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(44, "PC12"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC12"), STM32_FUNCTION(2, "LPTIM1_CH2"), STM32_FUNCTION(4, "I3C3_SCL"), @@ -682,14 +682,14 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(45, "PC13"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOC13"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(48, "PD0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD0"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(2, "HDP0"), @@ -706,7 +706,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(49, "PD1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD1"), STM32_FUNCTION(2, "HDP1"), STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), @@ -725,7 +725,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(50, "PD2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD2"), STM32_FUNCTION(2, "HDP2"), STM32_FUNCTION(3, "SPI1_NSS I2S1_WS"), @@ -743,7 +743,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(51, "PD3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD3"), STM32_FUNCTION(2, "SAI1_MCLK_A"), STM32_FUNCTION(3, "SPI2_SCK I2S2_CK"), @@ -760,7 +760,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(52, "PD4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD4"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(2, "SPI4_MISO"), @@ -776,7 +776,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(53, "PD5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD5"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(2, "SPI4_NSS"), @@ -792,7 +792,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(54, "PD6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD6"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(2, "SPI4_MOSI"), @@ -808,7 +808,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(55, "PD7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD7"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(2, "SPI4_SCK"), @@ -824,7 +824,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(56, "PD8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD8"), STM32_FUNCTION(1, "TRACED4"), STM32_FUNCTION(2, "SPI4_RDY"), @@ -843,7 +843,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(57, "PD9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD9"), STM32_FUNCTION(1, "TRACED5"), STM32_FUNCTION(2, "HDP6"), @@ -861,7 +861,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(58, "PD10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD10"), STM32_FUNCTION(1, "TRACED6"), STM32_FUNCTION(2, "HDP7"), @@ -880,7 +880,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(59, "PD11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD11"), STM32_FUNCTION(1, "TRACED7"), STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), @@ -899,7 +899,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(60, "PD12"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD12"), STM32_FUNCTION(2, "SPI7_MISO"), STM32_FUNCTION(3, "SPI2_MISO I2S2_SDI"), @@ -914,7 +914,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(61, "PD13"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD13"), STM32_FUNCTION(3, "SPI2_NSS I2S2_WS"), STM32_FUNCTION(6, "MDF1_SDI7"), @@ -928,7 +928,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(62, "PD14"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD14"), STM32_FUNCTION(3, "I2S1_MCK"), STM32_FUNCTION(8, "FDCAN1_RX"), @@ -942,7 +942,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(63, "PD15"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOD15"), STM32_FUNCTION(2, "SPI1_RDY"), STM32_FUNCTION(6, "DSI_TE"), @@ -959,7 +959,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(64, "PE0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE0"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(2, "LPTIM2_CH1"), @@ -972,7 +972,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(65, "PE1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE1"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(2, "LPTIM2_CH2"), @@ -985,7 +985,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(66, "PE2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE2"), STM32_FUNCTION(2, "LPTIM2_ETR"), STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), @@ -998,7 +998,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(67, "PE3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE3"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(3, "SPI1_RDY"), @@ -1012,7 +1012,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(68, "PE4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE4"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(2, "LPTIM2_IN1"), @@ -1027,7 +1027,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(69, "PE5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE5"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(2, "LPTIM2_IN2"), @@ -1042,7 +1042,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(70, "PE6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE6"), STM32_FUNCTION(2, "SPI4_RDY"), STM32_FUNCTION(5, "SPDIFRX1_IN2"), @@ -1056,7 +1056,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(71, "PE7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE7"), STM32_FUNCTION(4, "SAI4_D4"), STM32_FUNCTION(5, "SPDIFRX1_IN3"), @@ -1071,7 +1071,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(72, "PE8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE8"), STM32_FUNCTION(2, "SPI4_MOSI"), STM32_FUNCTION(4, "SAI4_CK1"), @@ -1085,7 +1085,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(73, "PE9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE9"), STM32_FUNCTION(2, "SPI4_MISO"), STM32_FUNCTION(4, "SAI4_D2"), @@ -1100,7 +1100,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(74, "PE10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE10"), STM32_FUNCTION(2, "SPI4_SCK"), STM32_FUNCTION(4, "SAI4_D1"), @@ -1116,7 +1116,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(75, "PE11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE11"), STM32_FUNCTION(3, "SPI7_SCK"), STM32_FUNCTION(4, "SAI4_D3"), @@ -1130,7 +1130,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(76, "PE12"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE12"), STM32_FUNCTION(2, "SPI4_NSS"), STM32_FUNCTION(4, "SAI4_CK2"), @@ -1146,7 +1146,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(77, "PE13"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE13"), STM32_FUNCTION(3, "SPI7_MISO"), STM32_FUNCTION(5, "SAI1_SD_A"), @@ -1159,7 +1159,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(78, "PE14"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE14"), STM32_FUNCTION(3, "SPI7_NSS"), STM32_FUNCTION(5, "SAI1_MCLK_A"), @@ -1173,7 +1173,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(79, "PE15"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOE15"), STM32_FUNCTION(3, "SPI7_MOSI"), STM32_FUNCTION(5, "SAI1_SCK_A"), @@ -1187,7 +1187,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(80, "PF0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF0"), STM32_FUNCTION(3, "SPI3_SCK I2S3_CK"), STM32_FUNCTION(8, "FDCAN2_RX"), @@ -1201,7 +1201,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(81, "PF1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF1"), STM32_FUNCTION(2, "SPI8_MISO"), STM32_FUNCTION(3, "LPTIM2_IN2"), @@ -1214,7 +1214,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(82, "PF2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF2"), STM32_FUNCTION(3, "SPI3_RDY"), STM32_FUNCTION(7, "I2C4_SMBA"), @@ -1229,7 +1229,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(83, "PF3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF3"), STM32_FUNCTION(4, "UART8_RX"), STM32_FUNCTION(5, "SAI2_SCK_B"), @@ -1246,7 +1246,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(84, "PF4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF4"), STM32_FUNCTION(2, "RTC_OUT2"), STM32_FUNCTION(3, "SPI6_NSS"), @@ -1263,7 +1263,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(85, "PF5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF5"), STM32_FUNCTION(3, "SPI6_SCK"), STM32_FUNCTION(5, "SAI3_MCLK_A"), @@ -1279,7 +1279,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(86, "PF6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF6"), STM32_FUNCTION(2, "RTC_OUT2"), STM32_FUNCTION(4, "SAI3_MCLK_B"), @@ -1293,7 +1293,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(87, "PF7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF7"), STM32_FUNCTION(3, "SPDIFRX1_IN1"), STM32_FUNCTION(4, "SPI6_SCK"), @@ -1307,7 +1307,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(88, "PF8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF8"), STM32_FUNCTION(2, "RTC_REFIN"), STM32_FUNCTION(4, "SAI3_SCK_B"), @@ -1323,7 +1323,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(89, "PF9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF9"), STM32_FUNCTION(4, "SAI3_SD_B"), STM32_FUNCTION(5, "SAI2_SD_A"), @@ -1337,7 +1337,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(90, "PF10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF10"), STM32_FUNCTION(2, "MCO2"), STM32_FUNCTION(3, "SPI3_RDY"), @@ -1351,7 +1351,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(91, "PF11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF11"), STM32_FUNCTION(2, "MCO1"), STM32_FUNCTION(3, "SPDIFRX1_IN0"), @@ -1366,7 +1366,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(92, "PF12"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF12"), STM32_FUNCTION(1, "TRACECLK"), STM32_FUNCTION(3, "SPI5_MISO"), @@ -1380,7 +1380,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(93, "PF13"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF13"), STM32_FUNCTION(1, "TRACED0"), STM32_FUNCTION(2, "HDP0"), @@ -1397,7 +1397,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(94, "PF14"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF14"), STM32_FUNCTION(1, "TRACED1"), STM32_FUNCTION(2, "HDP1"), @@ -1412,7 +1412,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(95, "PF15"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOF15"), STM32_FUNCTION(1, "TRACED2"), STM32_FUNCTION(2, "HDP2"), @@ -1429,7 +1429,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(96, "PG0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG0"), STM32_FUNCTION(2, "LPTIM1_IN1"), STM32_FUNCTION(4, "I3C3_SDA"), @@ -1445,7 +1445,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(97, "PG1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG1"), STM32_FUNCTION(2, "LPTIM1_IN1"), STM32_FUNCTION(3, "I2S3_MCK"), @@ -1465,7 +1465,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(98, "PG2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG2"), STM32_FUNCTION(2, "RTC_REFIN"), STM32_FUNCTION(3, "I2S3_MCK"), @@ -1483,7 +1483,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(99, "PG3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG3"), STM32_FUNCTION(2, "LPTIM1_ETR"), STM32_FUNCTION(3, "SPI5_MOSI"), @@ -1501,7 +1501,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(100, "PG4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG4"), STM32_FUNCTION(3, "SPI5_MISO"), STM32_FUNCTION(4, "SAI3_FS_B"), @@ -1517,7 +1517,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(101, "PG5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG5"), STM32_FUNCTION(1, "TRACED3"), STM32_FUNCTION(2, "HDP3"), @@ -1531,7 +1531,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(102, "PG6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG6"), STM32_FUNCTION(1, "TRACED4"), STM32_FUNCTION(2, "HDP4"), @@ -1546,7 +1546,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(103, "PG7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG7"), STM32_FUNCTION(1, "TRACED5"), STM32_FUNCTION(2, "HDP5"), @@ -1561,7 +1561,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(104, "PG8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG8"), STM32_FUNCTION(1, "TRACED6"), STM32_FUNCTION(2, "HDP6"), @@ -1578,7 +1578,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(105, "PG9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG9"), STM32_FUNCTION(1, "TRACED7"), STM32_FUNCTION(6, "UART5_TX"), @@ -1590,7 +1590,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(106, "PG10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG10"), STM32_FUNCTION(1, "TRACED8"), STM32_FUNCTION(2, "HDP0"), @@ -1603,7 +1603,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(107, "PG11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG11"), STM32_FUNCTION(1, "TRACED9"), STM32_FUNCTION(2, "HDP1"), @@ -1617,7 +1617,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(108, "PG12"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG12"), STM32_FUNCTION(1, "TRACED10"), STM32_FUNCTION(2, "HDP2"), @@ -1631,7 +1631,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(109, "PG13"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG13"), STM32_FUNCTION(1, "TRACED11"), STM32_FUNCTION(2, "HDP3"), @@ -1647,7 +1647,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(110, "PG14"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG14"), STM32_FUNCTION(1, "TRACED12"), STM32_FUNCTION(2, "HDP4"), @@ -1662,7 +1662,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(111, "PG15"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOG15"), STM32_FUNCTION(1, "TRACED13"), STM32_FUNCTION(2, "HDP5"), @@ -1677,7 +1677,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(114, "PH2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH2"), STM32_FUNCTION(2, "LPTIM2_CH1"), STM32_FUNCTION(3, "SPI7_RDY"), @@ -1693,7 +1693,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(115, "PH3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH3"), STM32_FUNCTION(3, "SPI1_NSS I2S1_WS"), STM32_FUNCTION(7, "UART7_RX"), @@ -1706,7 +1706,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(116, "PH4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH4"), STM32_FUNCTION(7, "UART7_TX"), STM32_FUNCTION(8, "TIM17_BKIN"), @@ -1721,7 +1721,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(117, "PH5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH5"), STM32_FUNCTION(5, "SAI2_FS_A"), STM32_FUNCTION(7, "UART8_CTS"), @@ -1736,7 +1736,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(118, "PH6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH6"), STM32_FUNCTION(2, "LPTIM2_IN2"), STM32_FUNCTION(5, "SAI1_MCLK_B"), @@ -1751,7 +1751,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(119, "PH7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH7"), STM32_FUNCTION(3, "SPI1_MOSI I2S1_SDO"), STM32_FUNCTION(5, "UART4_TX"), @@ -1765,7 +1765,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(120, "PH8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH8"), STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), STM32_FUNCTION(4, "SPDIFRX1_IN3"), @@ -1780,7 +1780,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(121, "PH9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH9"), STM32_FUNCTION(4, "SPI6_NSS"), STM32_FUNCTION(5, "SAI3_MCLK_A"), @@ -1793,7 +1793,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(122, "PH10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH10"), STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), STM32_FUNCTION(4, "SPI6_MOSI"), @@ -1806,7 +1806,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(123, "PH11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH11"), STM32_FUNCTION(4, "SPI6_MISO"), STM32_FUNCTION(5, "SAI3_FS_A"), @@ -1818,7 +1818,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(124, "PH12"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH12"), STM32_FUNCTION(3, "SPI3_NSS I2S3_WS"), STM32_FUNCTION(4, "SPI6_MISO"), @@ -1829,7 +1829,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(125, "PH13"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOH13"), STM32_FUNCTION(3, "SPI3_SCK I2S3_CK"), STM32_FUNCTION(4, "SPI6_MOSI"), @@ -1841,7 +1841,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(128, "PI0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI0"), STM32_FUNCTION(1, "TRACED14"), STM32_FUNCTION(2, "HDP6"), @@ -1856,7 +1856,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(129, "PI1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI1"), STM32_FUNCTION(1, "TRACED15"), STM32_FUNCTION(2, "HDP7"), @@ -1872,7 +1872,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(130, "PI2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI2"), STM32_FUNCTION(4, "LPTIM1_ETR"), STM32_FUNCTION(5, "SAI4_SCK_B"), @@ -1885,7 +1885,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(131, "PI3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI3"), STM32_FUNCTION(4, "LPTIM1_IN2"), STM32_FUNCTION(5, "SAI4_SD_B"), @@ -1898,7 +1898,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(132, "PI4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI4"), STM32_FUNCTION(4, "LPTIM1_CH1"), STM32_FUNCTION(5, "SAI4_FS_B"), @@ -1910,7 +1910,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(133, "PI5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI5"), STM32_FUNCTION(3, "SPI5_MOSI"), STM32_FUNCTION(4, "SPI1_MOSI I2S1_SDO"), @@ -1924,7 +1924,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(134, "PI6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI6"), STM32_FUNCTION(2, "MCO1"), STM32_FUNCTION(7, "USART3_TX"), @@ -1936,7 +1936,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(135, "PI7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI7"), STM32_FUNCTION(7, "USART3_RX"), STM32_FUNCTION(8, "TIM2_CH1"), @@ -1947,14 +1947,14 @@ static const struct stm32_desc_pin stm32mp257_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(136, "PI8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI8"), STM32_FUNCTION(16, "EVENTOUT"), STM32_FUNCTION(17, "ANALOG") ), STM32_PIN_PKG( PINCTRL_PIN(137, "PI9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI9"), STM32_FUNCTION(2, "SPI7_MOSI"), STM32_FUNCTION(3, "SPI2_MOSI I2S2_SDO"), @@ -1970,7 +1970,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(138, "PI10"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI10"), STM32_FUNCTION(2, "SAI1_SCK_A"), STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), @@ -1986,7 +1986,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { ), STM32_PIN_PKG( PINCTRL_PIN(139, "PI11"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOI11"), STM32_FUNCTION(3, "I2S2_MCK"), STM32_FUNCTION(6, "UART8_TX"), @@ -2389,7 +2389,7 @@ static const struct stm32_desc_pin stm32mp257_pins[] = =3D { static const struct stm32_desc_pin stm32mp257_z_pins[] =3D { STM32_PIN_PKG( PINCTRL_PIN(400, "PZ0"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ0"), STM32_FUNCTION(3, "LPTIM3_IN1"), STM32_FUNCTION(4, "SPI8_MOSI"), @@ -2404,7 +2404,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(401, "PZ1"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ1"), STM32_FUNCTION(3, "LPTIM3_CH1"), STM32_FUNCTION(4, "SPI8_MISO"), @@ -2419,7 +2419,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(402, "PZ2"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ2"), STM32_FUNCTION(3, "LPTIM3_CH1"), STM32_FUNCTION(4, "SPI8_SCK"), @@ -2433,7 +2433,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(403, "PZ3"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ3"), STM32_FUNCTION(1, "DBTRGI"), STM32_FUNCTION(2, "DBTRGO"), @@ -2451,7 +2451,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(404, "PZ4"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ4"), STM32_FUNCTION(1, "DBTRGI"), STM32_FUNCTION(2, "DBTRGO"), @@ -2468,7 +2468,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(405, "PZ5"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ5"), STM32_FUNCTION(2, "MCO1"), STM32_FUNCTION(3, "LPTIM3_ETR"), @@ -2482,7 +2482,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(406, "PZ6"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ6"), STM32_FUNCTION(1, "DBTRGI"), STM32_FUNCTION(2, "DBTRGO"), @@ -2497,7 +2497,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(407, "PZ7"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ7"), STM32_FUNCTION(4, "SPI8_MOSI"), STM32_FUNCTION(5, "MDF1_CCK1"), @@ -2510,7 +2510,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(408, "PZ8"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ8"), STM32_FUNCTION(3, "LPTIM3_IN1"), STM32_FUNCTION(4, "SPI8_MISO"), @@ -2525,7 +2525,7 @@ static const struct stm32_desc_pin stm32mp257_z_pins[= ] =3D { ), STM32_PIN_PKG( PINCTRL_PIN(409, "PZ9"), - BIT(STM32_PKG_AI) | BIT(STM32_PKG_AK) | BIT(STM32_PKG_AL), + BIT(STM32_PKG_AI) | BIT(STM32_PKG_AJ) | BIT(STM32_PKG_AK) | BIT(STM32_PK= G_AL), STM32_FUNCTION(0, "GPIOZ9"), STM32_FUNCTION(2, "MCO2"), STM32_FUNCTION(4, "SPI8_RDY"), --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C07A236CDF8; Tue, 18 Nov 2025 17:05:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485548; cv=fail; b=bU5kKJPoSt5LUWo8sTnEMbxbSQylEJGgMSeFZCO9JOgPSqmqMNFPU3DkOh2zRcvAQXKe09oXgMZbjbgY2RNeZ52jPjlh87xRvA6rWtd2WnizytkGOInem23xO98/E85czf3YKAHttfBdfPELcO4vMnyz3qgasvpLKIJ7OvwMpqo= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485548; c=relaxed/simple; bh=zQllCc82cQlJXpvMJLJJQPZmHSpWrniMLzBlAG/B/Jk=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=k+oMnetwNa6sXqFSw+tYP7+SZkgg/uPKv/XJUJuVSS3F/6XgJ6IH5ZL4Z+6GYfnx0gyKPufQbSEUryVFEqHc4jtiV2WnWOzlnNyW7MPgLltbOlEpT9D4AT+abN3uOldp5PmasG4HwOy5baHZWHnRBqPnxz8Gp5Zkq3l09+VdcXE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=T1bR4O99; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="T1bR4O99" Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIH3UuO504506; Tue, 18 Nov 2025 18:05:16 +0100 Received: from du2pr03cu002.outbound.protection.outlook.com (mail-northeuropeazon11011061.outbound.protection.outlook.com [52.101.65.61]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agndtj96j-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 18:05:15 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ghLTmdPW6V+v2vjw5rMMlyiIWFzDFtVrqPsU5aavQkUYdJ2iTaS0AOZKb1rQj0ZpA9qyHAScGUCPaZI/LEwa1rDLtdzBnYP73+V51xO0SQPS1zzV0PyiIlzpdtUYqtPTfKq74xz/VVHWvzOvI14UTxr/Hg9t0g1QTITfaDWI6f6xSMBZmr/lp0qFmav3TlVyWLk9ZTnW39ChLWtpgrn1Gw4zQWvRsD4avXe4WDtpVkP+mKkiagmvtBJvBj7fkpu/uQ9KwEtmjYo8elHqkDtmC46d0P05wV3xvybqwBsM7phrQ/35Ig7lpuFlVLAkvRPMhTxxYAOly+InTKNRxAJmrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=XVwZCAt0lP3NdUCEmcxyhCg2Flf5qpLt/4FK4E8Ji4k=; b=hT41we0KZW5/QVtkvCWN9uq8KhNSHD6QFmjtl0Iab/uIGSzMibI4mI69wrTyj09PUoPaeE4nm47Gb4MK3IPNs3h+AlHvyKpzNGNleUhacoYaByUfroyavoajoeikWElIMADrgTVDEy9LCsNH9ke9MgYJi/amgfJJ86usxtzFzh0GMMpc02WPLt7qFDktREmeWmGvYpCKeJ5gAcRc0LiAkLrSvkGwZCkXg7wYYT6AyfFNJ1tf9hLapQ58cEdfXT62pVA/aJAAlXgH70wEe2WRm8uJaDcyGDFFwzgGyznEXfYl5Ciw0+AF0ELviqHP7JmPwOziAfU3GpL90kVVDCG9Mg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=XVwZCAt0lP3NdUCEmcxyhCg2Flf5qpLt/4FK4E8Ji4k=; b=T1bR4O99g+DXZ5wt8NCvvu7UF18knzWXdKAQPLYilte4orPljw44jlbJt5/FnYoPIAuV0dQFvTgIRhXC/2BJjWDA79s+QMcbm9UVr1xSSlOtcSxmqTE99gl7mRChEcck3+IRBYMYfhqbCTGjH+f+kK6Ez1qxhc9Irg9FuO15Jp0M1cTpb2iUBNK+DDseNnHH4yI1TfaFT3SNxa5vAiF4HWJguYYQT82cyPfyWaDtprjZLgdSyeDcBYlwuM6iDcpsRO72Oq7SSFRpN4gguVkM/uWaeVB58gJej4fnqCCDsc7JPnsVmtTDJqSGd8osEaYCmS6oSF11luG2RaoeFCeyCw== Received: from AS9PR05CA0348.eurprd05.prod.outlook.com (2603:10a6:20b:490::18) by VI0PR10MB8936.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:800:239::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.21; Tue, 18 Nov 2025 17:05:11 +0000 Received: from AMS1EPF00000045.eurprd04.prod.outlook.com (2603:10a6:20b:490:cafe::d9) by AS9PR05CA0348.outlook.office365.com (2603:10a6:20b:490::18) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 17:05:12 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS1EPF00000045.mail.protection.outlook.com (10.167.16.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 17:05:11 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:12 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:47 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 06/15] dt-bindings: pinctrl: stm32: add new package to stm32mp257 pinctrl support Date: Tue, 18 Nov 2025 17:19:27 +0100 Message-ID: <20251118161936.1085477-7-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF00000045:EE_|VI0PR10MB8936:EE_ X-MS-Office365-Filtering-Correlation-Id: 9a6a3321-a276-4202-ad68-08de26c4a2ba X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|36860700013|82310400026|376014|7416014|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?S42W/aTNZZI+X33pVvXcP5Zxhxu8uUwoCzRRy9NVZMJ3Mg2tHFqzD/jz0pJx?= =?us-ascii?Q?TDFVd4CdIH55cZ/iQF59yiEQiYMoSN8kZ7zBle15b7oxCdZQL0n46WrK6NnU?= =?us-ascii?Q?4qM1fZcJduPBT8YMb6w54B0L05KWPb8ePaTKnlBvFZj7SAqlWAtwMMS6/o3N?= =?us-ascii?Q?k990zc6vGOo6gXVDYBG1vOrs+czQy+l6iIDm3rowaQ25z3Y9frq3WnSKKMUe?= =?us-ascii?Q?sIju66dc2d+mPSxDwY/5KgobPwBQWKPRQUs7wv3FAxJDjAH+Ed65WyOQjtcm?= =?us-ascii?Q?RfJLEQo38L0fYjmxDJYni9SEEiqkdMv3IdSNb4fyM2x/6YPmV2eq/R7MRVVS?= =?us-ascii?Q?zGaXN9A/iGslGBk5vTc/N6R/mu2mBHqSRd/s0dpPwXnBJFL18ArdY6P6Oeds?= =?us-ascii?Q?16dO3mZrv6ZgDHalcabn8M+wkMEz9Lq8lROOY8KOx4mL7wivXkdT8fnma9O6?= =?us-ascii?Q?yI8v/fpbwJ1uMU0x3WcdTudAv1+TxrXnW8IbCTLQlo1QljDuQfhDP4bR+g4+?= =?us-ascii?Q?Fl275glyZe2xMspfSVk02+AQai/cfWFDsgKiyVmWEi3GoX+hAIbHHiXDHnjV?= =?us-ascii?Q?Dl7Ay7bsrHhY9ZkHKECD+0o6ownHRoN18sLf4Ag4CcLAeFT5i6qcUq97t3T9?= =?us-ascii?Q?Qhpol+/hi79E39Rhyne7y1emhWpY5UdERh8GIDn0cNbscL5YbqCiXcYBAxAo?= =?us-ascii?Q?mZ07yuE0bKE4H2twus+WNFjLFg8/uREkxVCjMON8UwrADny5qepDQ1ffUoMj?= =?us-ascii?Q?8O3JOvQv6WPLLXP/mTooGpKzSHeIADs/chY/ZRcI5ARweA/fAsc2wVil4l4P?= =?us-ascii?Q?mKIDAjbxg59BzkEZutsg3GZXDiLtzagbGJ1R/Dk2dePKxUlB5/bQsUt1lo68?= =?us-ascii?Q?Lc03TFwbRzOVZ5QZOwt1ejZUpIkT9WGCSj8De1wdMwCjfk3J/W34XnK65iEK?= =?us-ascii?Q?wcXi+iMEel6gXJ9mkgFta98GzpN80sdPG9yylMt/2ro6Lw2oSvA1g/NJAcfK?= =?us-ascii?Q?vnNYXnXNoJAqn4tZgiLLZOv48MBpRjd3BH4Skdawjuz42KILbSr83rFSerHv?= =?us-ascii?Q?fO89jRGwQAkN0cbKAsnH7OBiMcGMguv4Sqs/6mZSsYq+0k3ETTMcj1MGei8/?= =?us-ascii?Q?iGUP59xwWswZpnUecLloLP1WQt/4HheLSRZ19zIpQ7zqEIuNWZXr+og0chrE?= =?us-ascii?Q?blvq+qTSrXcJGrmP2Wfd5CQB01rHuDvvzlkf7MBEEkl1dU4KgUBu0bzsDMmM?= =?us-ascii?Q?jl4jET0nj8/vmhLHlUvY05jnvOaaaKEjupawmwwI1UHopFDrI5U8GEOloYGI?= =?us-ascii?Q?V5rpt2sBYySNEWfiOnGM+NRXlOsgv98PXAHPjMS6QwPDHF1IV12Fa1dq8MjZ?= =?us-ascii?Q?6+m/DEToJw9VFRMiviVhCM1Aob0c64OehajY5LbImbvjmx2Jzge18PeugIRD?= =?us-ascii?Q?xvp/UmYsocknt0Jf7o7CvxO/pB7DW6vdAVZ96VD13HT1kg759AWhYMUKg8hA?= =?us-ascii?Q?DSykv9ZnN8myNVARqdf8odPOf3rcZl0u8nD9y/t+w7W92JpOUgBD29Y4E1XB?= =?us-ascii?Q?+ad4snYmKzArr9Gl5OWgCdspyh3AX0nhy5D8wOdo?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(36860700013)(82310400026)(376014)(7416014)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 17:05:11.7962 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9a6a3321-a276-4202-ad68-08de26c4a2ba X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000045.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI0PR10MB8936 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzOCBTYWx0ZWRfXweOV7Nw3J8HO dymYJFHHbmzdr4LVxCtYQRtAxuDr7gCK5eA0Faq7xMRCDFeyETJdbstqfyOZMGWUFKDW6+XzpQb H7n6dmPlHbWIyO/zAcx7IeZ1x5JnHwbBMUJ19u3v2RQMaPDsAgf4/76RaMtH/ZyV1YLo6XOPQ6Q w3at+vafzbIcUy+4NY3ETKyPn+AlipgKOBR1GVF/W6QgpwNqsqofnsD+X6zwzQvoSauTNYnAAae NbQi9kd40joQl0Tf7FycYSBiU2VhN51jXIvS4A7hcnICdCh/0zVkbiqHhY3/ACN9J8gKCKiw0RN 1OgpjizUy5z39HbVWJnJ98TZ0bOdklAuv2t0RKXGoQp9jdqIba7Hsgi0cuSNmJv7rT2vTNt/FB1 8PZgTlEPNkYknvXojZFpaoIgDqCcYA== X-Proofpoint-GUID: xq5-p7s3_EWb0Jv_SsIRuOUIQdMLXTjj X-Authority-Analysis: v=2.4 cv=Uqhu9uwB c=1 sm=1 tr=0 ts=691ca74b cx=c_pps a=EUaLOA8Z8AdjKRxvbO/E2w==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=hXECQbzG_lJ34Zqc32MA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: xq5-p7s3_EWb0Jv_SsIRuOUIQdMLXTjj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 clxscore=1015 priorityscore=1501 suspectscore=0 adultscore=0 phishscore=0 bulkscore=0 malwarescore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180138 Content-Type: text/plain; charset="utf-8" Add the package 'AJ' to the list of supported SoC packages for stm32mp257 pinctrl. It corresponds to the package type TFBGA361. Signed-off-by: Antonio Borneo --- Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yam= l b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml index 73277f515a8fe..27e1efee13481 100644 --- a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml @@ -69,6 +69,7 @@ properties: - AC - AD - AI + - AJ - AK - AL =20 --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F6EA377E8E; Tue, 18 Nov 2025 16:20:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482834; cv=fail; b=L8h9YhwM07lRE8wAdjmTn2I6xUnjgOuazvZnayNFXgUcaVtMXE42nYHMGj18yFYD9Jdy/kT6YpdN6cFctxFvoiMYtECM7TkxioMCHxsRq7y0JD3ChzYoyU9ShMUzsF3eGTrLhr+qED4fCZg1dmZWsxs7gHkMRqGKu5m3Y+V7iUI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482834; c=relaxed/simple; bh=0XI/Id8G0EbbYhDefcadcmzLLpjVD9Tisg9CZLnegv0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=bCixUxebdWw/x5jTqfGkrtBdRbe4DfcZqTZF0xH/n51PR8LQlIdi5CLGGOpF2mG8LKQO0KlD2uYffy6jCCpneivh9DR33enbl5MIlRCQLCMZPRp+Fvknn3GTKOaIvL3MmrceJOHrk7Y+gd1tYsKnTz5UXTYtFIPPuW4JC3GLIIg= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=ozGyr2/S; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="ozGyr2/S" Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGEdYC110440; Tue, 18 Nov 2025 17:20:03 +0100 Received: from pa4pr04cu001.outbound.protection.outlook.com (mail-francecentralazon11013064.outbound.protection.outlook.com [40.107.162.64]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4ag6nwcvvy-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 17:20:03 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ls5+u23SgFZf8qfCq1gwD88ZJlcHiBtjIAaKe9/dKbFZJTCZwhIyzRG0Nlf/MTUhuP5Tb1ywxzCbG2iAFaOkR109V/ZJYwLVige7cWUOacH1gNw9G/hA3x7iVhjJSoHA+WUuSobjLEIRfoIaxl8YkMMJHkyVQlnrsunejRfMKhF+rskGK+/ei+WsP7XR2sf0oEALdJWXcEM1/RCzJSANSLni43S0z1mQ3onIpTGtWeaMQLFuUBG+tMzv+CbCgPaskyo9kHraWXBu92Hq8cee+wJWFjDeTGQGmkwiH0Z7FyWYgiktDzJ5YqoB9ea699HapB6vpk9utSa5ZeOxc14/UQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0gEUSJ369ZE/fjnvdQQLfXnc21qQDrcb+lnKO5lvABg=; b=CY+EYeyuKVxYVw3fgOKjL6GAWF087HhuUM97wh2x6Z/30fu0FC+8UvmxvRnbSddnN0Kpw/DlU6V+LD2sJxNGgUP2rjJt+oYIr6bbO3UHSUVWXG8WkzRfzX16+o9Jbu4jfFJQc/4NMoi6VP+3TKK1DLxg5uwZHX5mBXeUoctSm/GzAoiOxR7GMpiVSW8xbcQB+opLVizqO+8BUDWXURWT7nTwXiHGHQ8LKNj18mTziB+6BN7fsZn1dNv3Y5D6wVE3js4TyOKyzgaBe81UmYJIjUdVr4MqEcovvCK39I1+/NLHGqoTYqZimfouAkR82gEMd+xBkibie5qDU/p7umyKNA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0gEUSJ369ZE/fjnvdQQLfXnc21qQDrcb+lnKO5lvABg=; b=ozGyr2/SBCgkqmEBUnlCBgSYiB9AcW4A9NM78XzmTSDS2Q7gc3ZMkesHY0ouIgxQPpnAZ/S3LW99ISnCkOOeBW6hfaSwgFHLXDu85LZXyV7wCTiuSvZX2bHCUujgNquAvfJ1mZtJG8e9wWgDFGV5Iwj1ka+h8R4fn+lE30WpXwBUaPSnwMF2UmU17avEAQXO98EP+l0VVyD8pqN8jk4DJjHtG+DJ23CcjPBUpYm6Y0QbBwe86vl8ZgurOvUnO7dw9jXUKfJZ3U6fDmLUyxYGiLtxeiYpphn0K/9oLKrYv2S9Zi2YTmiCOwO/d1J5yuLCEXc166WIqbNdkbFxiv8Xpg== Received: from DU2PR04CA0070.eurprd04.prod.outlook.com (2603:10a6:10:232::15) by PRAPR10MB5177.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:102:29c::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.16; Tue, 18 Nov 2025 16:19:58 +0000 Received: from DB1PEPF0003922E.eurprd03.prod.outlook.com (2603:10a6:10:232:cafe::4b) by DU2PR04CA0070.outlook.office365.com (2603:10a6:10:232::15) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 16:19:58 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DB1PEPF0003922E.mail.protection.outlook.com (10.167.8.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 16:19:58 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:02 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:47 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= Subject: [PATCH v2 07/15] arm64: dts: st: add new package file for stm32mp25 pinctrl Date: Tue, 18 Nov 2025 17:19:28 +0100 Message-ID: <20251118161936.1085477-8-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF0003922E:EE_|PRAPR10MB5177:EE_ X-MS-Office365-Filtering-Correlation-Id: f2dbab0b-a6f8-4a9f-17a5-08de26be516b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|7416014|376014|82310400026|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?Nm5rbTZFc093dlMrSlZZVlp6cjlkdklWbWdReUZrcmM4cTRTemVUNnE4SFh1?= =?utf-8?B?K0U2ZHE5ZkU1MU9ScUdHbUprbDFIcXJlWXk5c3crU0x6TGRFK24wUzU5VHFY?= =?utf-8?B?WXBENkNmck5rNksyVlRnSkZuZVNXN3VtRDBVU2R1Tll4TFFRTURHa3RXTjlU?= =?utf-8?B?YkNzZk1ObG93QXNoMjBjZ3dzM1BhSjRqZVRCeU9ZZkN3MHRTaG05Qmxwanc2?= =?utf-8?B?bnJEemVnbVpGSjA2V2g2Y0dvNDNRVFFnR0xWVENkOS9MaVhOQmcwZEFHOWZK?= =?utf-8?B?eHBEbklDZVE4VGJaRVZqRUpxT0xlNUZUc3hpWXhTcHQ3NmxYVDZOMERlb2xL?= =?utf-8?B?bmZjTjFmQzhGQkRzRU9kdk5ML2p5TXFubHEvU2w4U0w3eVZnNlhBMGtuZFNt?= =?utf-8?B?RlBLa21nTk1XK1RyRlV4U1ZQQXpKa0JTdlR2Z0I5NGc2Y1dUM1N2YjZ0Yk1i?= =?utf-8?B?Mko2dDBQOEZzeFRsdlM5S2hlVXhyZk50SG9UTUxzUVJSeWw4b20rSjVDUGVz?= =?utf-8?B?cHIwOE1jMjJmWXcyTXNWVVdmWGJYaUF6RzdCT0lodUNGOCs3KzBHZWNZRCtY?= =?utf-8?B?YTVXTU4rSjhpMGwxbFRUWU1uY2pLMTF6aFFmS1NDZG5aYjRaU0ZrcVdrTjVU?= =?utf-8?B?VndyemlWeStSUTluNDh4SXFwMis5Q1NjeEpiVytBYzBEQmx1SXp1NUVKT0lL?= =?utf-8?B?aTgyWkE4NDZjSzQyd3NSQ0s1RkU5Q040anZYUkFuM2VuTFZveXdQRTN4S0pk?= =?utf-8?B?UjV6YWJSSXRrM0U5WFJJbWpMb2c1aEgvUWl4T2d3K282YUhtbFVadHI2U0dv?= =?utf-8?B?ZmRSUjIxS2ZKaWs4ZzVJQzd0bEladGVRTG9TcGFkc1NuYlBSQnFnR1hzd2ZH?= =?utf-8?B?K1I2S2YydGlnMFk2bVdCd3d4MVJWT0hMZWkwN2UrT2o0eldWdVB4Vi8xUGpO?= =?utf-8?B?TUpkdFJuTzlUVjQxVlIvc0FFNEVmQzJsbUw1QXlyWUZ0c0NibDRXZGlxSDRx?= =?utf-8?B?UG5FaStzZHpIVzRPT1IrSTNnOUFjUDVKaGlzb1JuV215Mm44dDBGd3VVYjJ4?= =?utf-8?B?NHJPZWxoQyt4d0Z5bTFUOWw2cEh5Yi9rU0lPTmVyYjhrVnpUZUg1ZWllaWk4?= =?utf-8?B?UkV2eGhWM2JFczIxcVFsSjZwVVBRUll2YVdrdEQ1UU1yOThFdkhkM3pUbWlX?= =?utf-8?B?RnRUY3E0bGFTK3l0YW04WHpudm90T0JPSkR3MmxhMy9lb0ZVZ0tBbTNlajM3?= =?utf-8?B?dDBqbittRFRlaVhoNCtYMzlyVGpPRFNyVGNGV0l1a1JKNkxjM1hQaXU3U3Rt?= =?utf-8?B?akVZQUltcGZsendySXdJZjNJU1VoNUxwb2FrSUVsVW13R1Z6eDhCcWw3MER1?= =?utf-8?B?Ris4cjdOSk00SFpKbXo2d0VqV0lmczArNXF5MjV5OFBIdG5JUkdUdjNyajlE?= =?utf-8?B?bVRZTncwc3V1RXB3b1ZHUjdBdFh4dmpwdW1jbWc3MzZCWFQyeW9IZlJmS1BZ?= =?utf-8?B?dENMSW9oM2U5SmlTbHFVdGlDc2xPNGp2K3ZuUGtvd01Fa2NOTFBDOTFuTzM4?= =?utf-8?B?dzdjcFFYK1AwNmVvM3NuUWY3MkZCYUdtUjEvNXJZN3luektuQnNqaUlVcTlM?= =?utf-8?B?aGpDTGRUVSszRW0xdFU4YkhxN2xFcWhoOG5OZlQ3Z1BSZndHVHI5NEI2SDB5?= =?utf-8?B?VGVYb015WWxjblRoSU1VZC95WlhZQjJXTEZZNVEzRUtMQW1WcERtZWlsNzZK?= =?utf-8?B?K1NHQ3VPeTBrRmxNaEdYQjk4RHZCUkFsbWpML1l6c0xxckM4aEZOaHNFUkpB?= =?utf-8?B?SUpFQm9SUzNNb0ZOR0dHV2xZT0EvVkVvU2pBN0FQRDF4TzdRY2l1a3R2aXJ5?= =?utf-8?B?aVI0aGs0RzEyYWxwNTBEdmNrd21HU3ZYOXc5ZnF4QVFaMWJwS0IrWWpZZElI?= =?utf-8?B?NnNLOGJBWDVYcFVKNS9YaXM0OENvdGx4bUZiQ05FWnh0SjlVZ1V2bG95MUt5?= =?utf-8?B?QUxRd0daWVNIZXBhU3JwdzU3K25WQW1TVzV5NkxiaWFFaW54RDdUOUt6ZFRT?= =?utf-8?B?WTZrZGVvV21uQy9NTVdkOWNQVFVXcHFaeEdxZlI0RC9LMGxVYXhZSy9abTAy?= =?utf-8?Q?w3xI9GBp2XhY0j7xCK7nZD0TQ?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(7416014)(376014)(82310400026)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 16:19:58.3635 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f2dbab0b-a6f8-4a9f-17a5-08de26be516b X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF0003922E.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PRAPR10MB5177 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzMSBTYWx0ZWRfXzVT4+VK/gZBi Wf3b/Ch+EBrr4u7Fs4yOHtSjC4g8JJSFsFOLzLIbHVEMo5FXZBBnSHIQx8axpegETZbU34oSLAR f1ql+j56KzmYi27BMlI/dvO6WadM5xBPeohUqYJ3q7W40tiJWGPY7+bLfI6WiAGSgU5bGgoEP3C 2C/3S9IaH3XJWL4cqJ+AV2eB2HppsnwNTpFPBrQGOsAP1wlW5ZSCNa/fmKe+X7Oackl7dLmGVXo OwApHBS81BbjiIpgTuu3pIu9TB0vWRXUBJPkHOEWZQ32tzieV8bOgn8Dk5PGWcWhygdGVwOg6f6 7QID0+8ue42tn6311o5wRtazh/Ab1NimmzUgpX0RdB2q6+AkPZ6TracurEDaJPtOSAB1EagvBwE 1HKEpSn3UI+yaa1mLSc/UwxxLv4PNQ== X-Authority-Analysis: v=2.4 cv=WPVyn3sR c=1 sm=1 tr=0 ts=691c9cb3 cx=c_pps a=G/Epo/7toeqeP4Tpj4wtjQ==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=cea_NRQtgjPfc7EDbk0A:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: sPxlp6XPB5LoyHYNkIywmynJq6nKl-eg X-Proofpoint-ORIG-GUID: sPxlp6XPB5LoyHYNkIywmynJq6nKl-eg X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 phishscore=0 clxscore=1015 impostorscore=0 adultscore=0 bulkscore=0 suspectscore=0 malwarescore=0 lowpriorityscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180131 From: Cl=C3=A9ment Le Goffic There is a fourth package for stm32mp25 dies with another ballout. This patch describes the ball-out through gpio-ranges. STM32MPxAJ: 16*16/TFBGA 144 pins Signed-off-by: Cl=C3=A9ment Le Goffic Signed-off-by: Antonio Maria BORNEO --- .../boot/dts/st/stm32mp25xxaj-pinctrl.dtsi | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp25xxaj-pinctrl.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp25xxaj-pinctrl.dtsi b/arch/arm64= /boot/dts/st/stm32mp25xxaj-pinctrl.dtsi new file mode 100644 index 0000000000000..33dda09a972a7 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp25xxaj-pinctrl.dtsi @@ -0,0 +1,71 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2024-2025 - All Rights Reserved + * Author: Alexandre Torgue for STMicroelec= tronics. + */ + +&pinctrl { + st,package =3D "AJ"; + + gpioa: gpio@44240000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 0 16>; + status =3D "okay"; + }; + + gpiob: gpio@44250000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 16 16>; + status =3D "okay"; + }; + + gpioc: gpio@44260000 { + ngpios =3D <14>; + gpio-ranges =3D <&pinctrl 0 32 14>; + status =3D "okay"; + }; + + gpiod: gpio@44270000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 48 16>; + status =3D "okay"; + }; + + gpioe: gpio@44280000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 64 16>; + status =3D "okay"; + }; + + gpiof: gpio@44290000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 80 16>; + status =3D "okay"; + }; + + gpiog: gpio@442a0000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 96 16>; + status =3D "okay"; + }; + + gpioh: gpio@442b0000 { + ngpios =3D <12>; + gpio-ranges =3D <&pinctrl 2 114 12>; + status =3D "okay"; + }; + + gpioi: gpio@442c0000 { + ngpios =3D <12>; + gpio-ranges =3D <&pinctrl 0 128 12>; + status =3D "okay"; + }; +}; + +&pinctrl_z { + gpioz: gpio@46200000 { + ngpios =3D <10>; + gpio-ranges =3D <&pinctrl_z 0 400 10>; + status =3D "okay"; + }; +}; --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 66E553730CE; Tue, 18 Nov 2025 17:07:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485637; cv=fail; b=pE3EI3dEXnRZ8VBeoZpnLZwWKIavoy3AR69qEqGeRXI+5AFb9gzvgW5e/ChIc6B0o186ey851qIOsUl2j4yht0K2gM3cbMNCNRSCRZ7xG/nbZm6f/k1/R4zN/GO+VDQNX7xpp1FGaViw7FjSYNhiR1pvkMTGX+XbOzP2W4/nsyw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485637; c=relaxed/simple; bh=rTD6Oc00zjWoY9n5Mjoas5xLb9ghgpIgWxUXSkcPPWo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=lOGIravRHaAl+Onmswf/BROx0G+0BSnPRjnH8+4GI85AJsevjg/j9uTw/nn16j4BnATCfpL7oWYFDxtyA6T/InEfVkI0GnhDur7ZV9+eHbnvkVx5MdV2o4ndfJZ3wiykZKIMU5LG4NUwtyL/gGSfwwV/7kCd9hi3IieCfpJSTnk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=Crrc4+Wr; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="Crrc4+Wr" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGsp9F177696; Tue, 18 Nov 2025 18:05:20 +0100 Received: from as8pr04cu009.outbound.protection.outlook.com (mail-westeuropeazon11011021.outbound.protection.outlook.com [52.101.70.21]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agrub9393-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 18:05:19 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=frsTCVnoqaTUcjuJYAxNWu71N7A4dr9cQwibHZgOvTtsIbDUHcIg0tFiCJOe8h/dk7hZSetLv5tqINtCtYpX1cbZULG9x3eR/7SWtgwgwU1Tl6TnkxzCnY3X6geEYzjGyX/34LB0rfuRAN9eSpgDcAaMeXCRP9HH6ZbCjEKbqnnn/ncSlokBQUl06t7jJxUCl8CzVvx87RNyVYFoqGsM97FCDcW4aOaFsftDCDPpsS5i/XOcFhntUNuO8AOfTqI44LnWsTGhM+AuMIcMMovqE4DuoGkVjICpnC434HiJYlHN2G5y1/+I23RuZmB599yDvtAdCUesYKNzWbkMp5nLQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=atmNh2IQWpaeVkSdKQvckMBVCqFNKFHftmfMvbpSanM=; b=GF/1eVYQLQgC1UMheH1nEJWwOyqtFxnH5k0DAOS+ExrAlbYGAwqkOaZP3yOfxWEff0QVE4LFILAx8okpS3RgNdocpEwQhxmS2OyQD9S4VckCcriyqLzbpLkMju4txU4NPDxN2pM7IIpVb4Pzx30yBXSV0a2Ov2ksSZT9OZ6sNIBLXsXS9CjoCAM4We+rblPd8174PDKIRhqlDxEghjvZDEUIAk8ZI3M/fE2HLP5RxT4c4DOcwFMxkv9nFBgozxRX2T2y+SauGw17lBAO8wTLtjJqXAiyGR7eI3OuNqoMSw3ot0T60sr3+Na2YvrlcvKD7dm2z0iNdVilKeUSjhf9+w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=atmNh2IQWpaeVkSdKQvckMBVCqFNKFHftmfMvbpSanM=; b=Crrc4+WraGBbLbum42eVpanouqq/i2YyKXetX5+66AchME7bbk4mk8ap5ShzR/19rrfpnxJR4Hi0Jptk6Q48GSZYrnqQH9isVT/axoDU+Cu5/s1DmNlfdD97Xw8BhmbmAi6kTTebNAvgx/f6kscFeVcuVGgdYLDFW7VdGdguMnZhGlN02vJj79e7hFoROBLO3x7WQTe1LEymVooiwWmL+Py5NPAZ3tzP9xqRzK0FSzGMHHWh9FS8nObsZqqBQe15QH3OSeAZAaHanDndFqwexwAahyCbEY7WsAPukSwIK0XVbKcx2kNnqSt+48tSc0RRK3TbHELMTeqSJ2EI1vmR4A== Received: from AS9PR05CA0351.eurprd05.prod.outlook.com (2603:10a6:20b:490::34) by AS2PR10MB7204.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:608::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.16; Tue, 18 Nov 2025 17:05:13 +0000 Received: from AMS1EPF00000045.eurprd04.prod.outlook.com (2603:10a6:20b:490:cafe::29) by AS9PR05CA0351.outlook.office365.com (2603:10a6:20b:490::34) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 17:05:15 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS1EPF00000045.mail.protection.outlook.com (10.167.16.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 17:05:12 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:13 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:48 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 08/15] pinctrl: stm32: add stm32mp215 pinctrl support Date: Tue, 18 Nov 2025 17:19:29 +0100 Message-ID: <20251118161936.1085477-9-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF00000045:EE_|AS2PR10MB7204:EE_ X-MS-Office365-Filtering-Correlation-Id: e2b07154-11f2-4d9a-0f4e-08de26c4a326 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|7416014|376014|36860700013|1800799024|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?s7aU3IR8bgWvjx554G+MWYsjo1A54MFFM9NBWOBstk62XOdGSyoptKv+VNM0?= =?us-ascii?Q?QJ1Z1Rxb61hf1yd8LRnz0KHsWWQ3EcO1xJrSOw6AAi14u5TEzFh+30+aUldy?= =?us-ascii?Q?k7vdyALeYy7w9Mn4HkF83S85sgHoZB+g6s/f5hWhaK6kQ3WnIM4zBK7ZVrhP?= =?us-ascii?Q?DKn4KpOV1ezFngonvap6P/KJcv6T7AZqv08t/YUOow3nnDh8CL5ZL93om7ya?= =?us-ascii?Q?loC8OHnbHSmqxvErSr5IMPEWg2b9VsoCrDqNWpzcCr+BMCBTK/vO8TMT27ja?= =?us-ascii?Q?iffuD7NsjxxzPGWWDQQCQ+XjlV2FHILqxOVOya1tONqiEIXO1+z8LKKrLkyP?= =?us-ascii?Q?CZtCP3V9nlpLxmot3cpnHW9MjjnByXVNU7sNI0eLI6UB9H92bpW3mRhOCmyu?= =?us-ascii?Q?RN2FP3j+wwYAEl/ecSev3dlappLEuZrotebXiOUvkoycYGKhvCOgHhSqc/rJ?= =?us-ascii?Q?R1G1+6/qkHXiB+OMAPN08Ft/rdpEPf1GHIViwbUnhNL0QFjcNLjpu3mJQYto?= =?us-ascii?Q?ADEqQvN7p/QEF5YcNQKYuSzWe5u+/EH37LY/lFamauuGHZlosH5EG/nNAvhx?= =?us-ascii?Q?xlk1G+RAUMQlbIyEVggOQ5bkkQaoa9NGbpGuhCtiMzqwfYrF7qHJD7eRk6+N?= =?us-ascii?Q?0TV5tMsG82TKNrmYBSLcpmkjMCdAv5jzVOn/t6Mqqjm9mLwONy4iO7EI+v7t?= =?us-ascii?Q?QYzYUla1MJEgqDp7nGn4Ps7xLS6Lkuoljv7Fc2bikc5eYVvU3WhAxL0gaiDs?= =?us-ascii?Q?GfCBCbk8ovym6fjyO1gPfuCQuvbGQRk/gggwB67C5Vm1JkTUPwmwWsASKqzJ?= =?us-ascii?Q?JmSKn9y7KvjqqxwaDAXYU3xTq1zWwgsQPIK06MUVgDQuetGcfRRbwQCZImX+?= =?us-ascii?Q?Pg1F+wYyeHyPq4Xp3xUibSQb9S4YS3yifnOiWRcyLG786wvQZRJSHUvOsLm5?= =?us-ascii?Q?z4Y8VAFjP1gcSID+Rw61Y7gMTfag7/9oAKPjIy79RxCwX8J4bJkKoZb15wXh?= =?us-ascii?Q?7/3hQgjg2j9NHZo+uHKjYk7gklPCb2vkyYrU7aNjKLpc0+bkpTSdvDo7yEcl?= =?us-ascii?Q?Jc8mScWVfu6XN/SG7zNJ90LH34PDBLom4CIw4m4BphJkHtVGv5NcSzY2j2an?= =?us-ascii?Q?IRcm8VYJ0ZjlhsU8GAjKMLakVZK37J5xIf+0gwm6VqKVzab6b6/sfbn9/sqF?= =?us-ascii?Q?kV3fL6PsFDfr93cISVJZK+UGyacREWkQqgmLhQW5nrTX9NwqGMiHXX47D9SF?= =?us-ascii?Q?sKdaRGafniw319f4ok5W/dXXLUc0dd/5LTr1CRPw0MCssa2kfMtdBCggwbMj?= =?us-ascii?Q?tOeCRoem4MgpUt8NL5N0bf9R9UVI1pH53RPZKZ1PW04IlXPdmJQuyXP+Yyw9?= =?us-ascii?Q?k6rrJbyFhvU8zPT688+ki2biEEO2zWz01LYV2LYVnO3z9K7E+Zu9q+yRFYfq?= =?us-ascii?Q?CuztLk5gxeQh3qdNybL7fDQgOQoD9U6TvOG95PGEgvfcGyQhWOyKeipfeSlm?= =?us-ascii?Q?CVsi+BemKFQVhU+KWUBnxu3heqpGOa3Q8hGdy5sRmUYC77jsGBaf5uwf4LhA?= =?us-ascii?Q?WKcaUeT/OwJyYYz1hl8jL7TReL23kOcCo47g/XxA?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(7416014)(376014)(36860700013)(1800799024)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 17:05:12.4930 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e2b07154-11f2-4d9a-0f4e-08de26c4a326 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000045.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR10MB7204 X-Authority-Analysis: v=2.4 cv=LKBrgZW9 c=1 sm=1 tr=0 ts=691ca74f cx=c_pps a=3UzED/fGQ/gf+CUXnguJdg==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=PopmO9k1ib4LJR7BfX4A:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: WVT1E14L1snPemxGfD7Hds8XUTwOPP2d X-Proofpoint-GUID: WVT1E14L1snPemxGfD7Hds8XUTwOPP2d X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzOCBTYWx0ZWRfX3wCoQmyB5Lnw sRAYJKI3Yxk3c0AMNeW+WPSFclwHw5NKsdRAJWOsgCcKv8qgDftnnKe801EOVR46hFLPgzSYgIV 2Cve8j2wwBW4W7tZyekshjVVijBRKQN6W79vSBeAbBcH3NYEQyWIxuX0vYkAJWG1/3aIAOR7GXE nqqaU34FX8Q0lDvZYLUwF3NDk0fhSPou+LI3Jy7YTt6QS24jh42uo5IF803ThRp+W20iTXtg6PP c/WsuZ6J5I6wS3/itCst69qCm0h4ScNJsn1VhBBPFq//NKCF/kxOXsRobltjfaGt19jdemcEnD7 eY8xLooD4HCiMpU1NZn4GhTxaTKL1sYPk/TTdcR4klHdOZEnjlSiBPqyVTmOQBh6h6ptHPfc9sb 2VcBIAL76vn982e6FPOYWmc5FiPVbw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 adultscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 impostorscore=0 bulkscore=0 spamscore=0 clxscore=1015 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180138 Content-Type: text/plain; charset="utf-8" From: Amelie Delaunay Add stm32mp215 pinctrl support. Signed-off-by: Amelie Delaunay --- drivers/pinctrl/stm32/Kconfig | 6 + drivers/pinctrl/stm32/Makefile | 1 + drivers/pinctrl/stm32/pinctrl-stm32.c | 3 + drivers/pinctrl/stm32/pinctrl-stm32.h | 3 + drivers/pinctrl/stm32/pinctrl-stm32mp215.c | 1807 ++++++++++++++++++++ 5 files changed, 1820 insertions(+) create mode 100644 drivers/pinctrl/stm32/pinctrl-stm32mp215.c diff --git a/drivers/pinctrl/stm32/Kconfig b/drivers/pinctrl/stm32/Kconfig index 5f67e1ee66dd9..a15f0585bdae6 100644 --- a/drivers/pinctrl/stm32/Kconfig +++ b/drivers/pinctrl/stm32/Kconfig @@ -52,6 +52,12 @@ config PINCTRL_STM32MP157 default MACH_STM32MP157 select PINCTRL_STM32 =20 +config PINCTRL_STM32MP215 + tristate "STMicroelectronics STM32MP215 pin control" + depends on OF && HAS_IOMEM + default MACH_STM32MP21 || (ARCH_STM32 && ARM64) + select PINCTRL_STM32 + config PINCTRL_STM32MP257 tristate "STMicroelectronics STM32MP257 pin control" depends on OF && HAS_IOMEM diff --git a/drivers/pinctrl/stm32/Makefile b/drivers/pinctrl/stm32/Makefile index 98a1bbc7e16c2..3bf78bb849bbb 100644 --- a/drivers/pinctrl/stm32/Makefile +++ b/drivers/pinctrl/stm32/Makefile @@ -10,5 +10,6 @@ obj-$(CONFIG_PINCTRL_STM32F769) +=3D pinctrl-stm32f769.o obj-$(CONFIG_PINCTRL_STM32H743) +=3D pinctrl-stm32h743.o obj-$(CONFIG_PINCTRL_STM32MP135) +=3D pinctrl-stm32mp135.o obj-$(CONFIG_PINCTRL_STM32MP157) +=3D pinctrl-stm32mp157.o +obj-$(CONFIG_PINCTRL_STM32MP215) +=3D pinctrl-stm32mp215.o obj-$(CONFIG_PINCTRL_STM32MP257) +=3D pinctrl-stm32mp257.o obj-$(CONFIG_PINCTRL_STM32_HDP) +=3D pinctrl-stm32-hdp.o diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.c b/drivers/pinctrl/stm32/= pinctrl-stm32.c index 97995ac505786..0887a47758c1f 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32.c @@ -144,6 +144,9 @@ static const char * const stm32_pkgs[] =3D { [STM32_PKG_AI] =3D "AJ", [STM32_PKG_AK] =3D "AK", [STM32_PKG_AL] =3D "AL", + [STM32_PKG_AM] =3D "AM", + [STM32_PKG_AN] =3D "AN", + [STM32_PKG_AO] =3D "AO", }; =20 __diag_pop(); diff --git a/drivers/pinctrl/stm32/pinctrl-stm32.h b/drivers/pinctrl/stm32/= pinctrl-stm32.h index 051597b00f1f5..790c5de750dbc 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32.h +++ b/drivers/pinctrl/stm32/pinctrl-stm32.h @@ -34,6 +34,9 @@ enum stm32_pkg { STM32_PKG_AJ, STM32_PKG_AK =3D 10, /* do not change */ STM32_PKG_AL =3D 11, /* do not change */ + STM32_PKG_AM, + STM32_PKG_AN, + STM32_PKG_AO, =20 /* keep this as last item */ STM32_PKG_MAX, diff --git a/drivers/pinctrl/stm32/pinctrl-stm32mp215.c b/drivers/pinctrl/s= tm32/pinctrl-stm32mp215.c new file mode 100644 index 0000000000000..b963192bf1eec --- /dev/null +++ b/drivers/pinctrl/stm32/pinctrl-stm32mp215.c @@ -0,0 +1,1807 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) STMicroelectronics 2024-2025 - All Rights Reserved + * Author: Alexandre Torgue for STMicroelec= tronics. + */ +#include +#include +#include +#include + +#include "pinctrl-stm32.h" + +static const struct stm32_desc_pin stm32mp215_pins[] =3D { + STM32_PIN_PKG( + PINCTRL_PIN(0, "PA0"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA0"), + STM32_FUNCTION(2, "LPTIM1_CH2"), + STM32_FUNCTION(3, "SPI5_RDY"), + STM32_FUNCTION(5, "SAI2_MCLK_B"), + STM32_FUNCTION(6, "UART5_TX"), + STM32_FUNCTION(7, "USART3_TX"), + STM32_FUNCTION(8, "TIM3_ETR"), + STM32_FUNCTION(9, "TIM5_CH2"), + STM32_FUNCTION(11, "ETH2_MII_RXD2"), + STM32_FUNCTION(13, "FMC_NL"), + STM32_FUNCTION(15, "DCMI_D9 PSSI_D9 DCMIPP_D9"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(1, "PA1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA1"), + STM32_FUNCTION(3, "SPI6_MISO"), + STM32_FUNCTION(5, "SAI3_SD_A"), + STM32_FUNCTION(6, "USART1_RTS"), + STM32_FUNCTION(7, "USART6_CK"), + STM32_FUNCTION(8, "TIM4_CH2"), + STM32_FUNCTION(9, "I2C1_SDA"), + STM32_FUNCTION(12, "LCD_R3"), + STM32_FUNCTION(14, "DCMI_D5 PSSI_D5 DCMIPP_D5"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(2, "PA2"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA2"), + STM32_FUNCTION(2, "LPTIM2_IN1"), + STM32_FUNCTION(7, "USART1_RX"), + STM32_FUNCTION(9, "I3C1_SDA"), + STM32_FUNCTION(11, "I2C1_SDA"), + STM32_FUNCTION(12, "LCD_B0"), + STM32_FUNCTION(14, "DCMI_D3 PSSI_D3 DCMIPP_D3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(3, "PA3"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA3"), + STM32_FUNCTION(2, "LPTIM2_ETR"), + STM32_FUNCTION(7, "USART1_TX"), + STM32_FUNCTION(9, "I3C1_SCL"), + STM32_FUNCTION(10, "I2C3_SMBA"), + STM32_FUNCTION(11, "I2C1_SCL"), + STM32_FUNCTION(12, "LCD_B1"), + STM32_FUNCTION(14, "DCMI_D2 PSSI_D2 DCMIPP_D2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(4, "PA4"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA4"), + STM32_FUNCTION(7, "USART2_TX"), + STM32_FUNCTION(8, "FDCAN2_TX"), + STM32_FUNCTION(9, "TIM2_CH1"), + STM32_FUNCTION(11, "LCD_R1"), + STM32_FUNCTION(14, "ETH1_PTP_AUX_TS"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(5, "PA5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA5"), + STM32_FUNCTION(4, "SPI4_MOSI"), + STM32_FUNCTION(5, "SAI2_MCLK_B"), + STM32_FUNCTION(6, "SAI2_SD_B"), + STM32_FUNCTION(7, "USART2_RTS"), + STM32_FUNCTION(8, "FDCAN2_RX"), + STM32_FUNCTION(9, "TIM2_CH4"), + STM32_FUNCTION(11, "LCD_G0"), + STM32_FUNCTION(14, "DCMI_D13 PSSI_D13 DCMIPP_D13"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(6, "PA6"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA6"), + STM32_FUNCTION(4, "SPI4_SCK"), + STM32_FUNCTION(5, "SAI2_FS_B"), + STM32_FUNCTION(7, "USART2_CK"), + STM32_FUNCTION(8, "TIM13_CH1"), + STM32_FUNCTION(9, "TIM2_ETR"), + STM32_FUNCTION(11, "LCD_G4"), + STM32_FUNCTION(13, "FMC_NE1"), + STM32_FUNCTION(14, "DCMI_D12 PSSI_D12 DCMIPP_D12"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(7, "PA7"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA7"), + STM32_FUNCTION(3, "CK_IN"), + STM32_FUNCTION(4, "SPI6_RDY"), + STM32_FUNCTION(6, "MDF1_CCK0"), + STM32_FUNCTION(7, "USART1_CTS USART1_NSS"), + STM32_FUNCTION(8, "TIM4_ETR"), + STM32_FUNCTION(9, "I2C2_SMBA"), + STM32_FUNCTION(11, "LCD_B5"), + STM32_FUNCTION(12, "I2C3_SMBA"), + STM32_FUNCTION(13, "I2C1_SMBA"), + STM32_FUNCTION(14, "DCMI_D6 PSSI_D6 DCMIPP_D6"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(8, "PA8"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA8"), + STM32_FUNCTION(2, "LPTIM2_CH2"), + STM32_FUNCTION(5, "SAI1_FS_B"), + STM32_FUNCTION(7, "USART1_CK"), + STM32_FUNCTION(9, "USART2_RX"), + STM32_FUNCTION(10, "I2C2_SCL"), + STM32_FUNCTION(13, "LCD_B2"), + STM32_FUNCTION(14, "DCMI_D4 PSSI_D4 DCMIPP_D4"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(9, "PA9"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA9"), + STM32_FUNCTION(4, "SPI4_NSS"), + STM32_FUNCTION(5, "SAI2_SCK_B"), + STM32_FUNCTION(7, "USART2_CTS USART2_NSS"), + STM32_FUNCTION(8, "LPTIM5_ETR"), + STM32_FUNCTION(9, "TIM2_CH3"), + STM32_FUNCTION(11, "ETH1_MDC"), + STM32_FUNCTION(13, "LCD_G7"), + STM32_FUNCTION(14, "PSSI_D14 DCMIPP_D14"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(10, "PA10"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA10"), + STM32_FUNCTION(4, "SPI4_MISO"), + STM32_FUNCTION(5, "SAI2_SD_B"), + STM32_FUNCTION(7, "USART2_RX"), + STM32_FUNCTION(8, "LPTIM5_IN1"), + STM32_FUNCTION(9, "TIM2_CH2"), + STM32_FUNCTION(11, "ETH1_MDIO"), + STM32_FUNCTION(13, "LCD_R6"), + STM32_FUNCTION(14, "PSSI_D15 DCMIPP_D15"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(11, "PA11"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA11"), + STM32_FUNCTION(2, "SPI6_SCK"), + STM32_FUNCTION(3, "LPTIM2_CH1"), + STM32_FUNCTION(5, "SAI4_SD_B"), + STM32_FUNCTION(11, "ETH1_MII_RX_DV ETH1_RGMII_RX_CTL ETH1_RMII_CRS_DV"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(12, "PA12"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOA12"), + STM32_FUNCTION(3, "SPI6_MOSI"), + STM32_FUNCTION(5, "SAI3_FS_A"), + STM32_FUNCTION(8, "TIM4_CH1"), + STM32_FUNCTION(9, "I2C1_SCL"), + STM32_FUNCTION(11, "ETH1_PHY_INTN"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(13, "PA13"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA13"), + STM32_FUNCTION(2, "SPI6_RDY"), + STM32_FUNCTION(3, "I2S3_MCK"), + STM32_FUNCTION(4, "LPTIM2_ETR"), + STM32_FUNCTION(6, "MDF1_CKI3"), + STM32_FUNCTION(7, "USART2_CTS USART2_NSS"), + STM32_FUNCTION(10, "I2C3_SMBA"), + STM32_FUNCTION(11, "ETH1_MII_TX_EN ETH1_RGMII_TX_CTL ETH1_RMII_TX_EN"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(14, "PA14"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA14"), + STM32_FUNCTION(2, "SPI6_NSS"), + STM32_FUNCTION(3, "LPTIM2_CH2"), + STM32_FUNCTION(5, "SAI4_FS_B"), + STM32_FUNCTION(6, "MDF1_CCK1"), + STM32_FUNCTION(11, "ETH1_MII_RX_CLK ETH1_RGMII_RX_CLK ETH1_RMII_REF_CLK"= ), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(15, "PA15"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOA15"), + STM32_FUNCTION(3, "SPI3_MISO I2S3_SDI"), + STM32_FUNCTION(7, "USART2_RX"), + STM32_FUNCTION(10, "I2C3_SDA"), + STM32_FUNCTION(11, "ETH1_MII_TXD0 ETH1_RGMII_TXD0 ETH1_RMII_TXD0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(17, "PB1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOB1"), + STM32_FUNCTION(2, "SPI3_NSS I2S3_WS"), + STM32_FUNCTION(8, "TIM16_CH1N"), + STM32_FUNCTION(13, "FMC_NCE4"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(18, "PB2"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOB2"), + STM32_FUNCTION(3, "SPI2_MOSI I2S2_SDO"), + STM32_FUNCTION(6, "MDF1_CKI3"), + STM32_FUNCTION(7, "TIM17_BKIN"), + STM32_FUNCTION(8, "TIM16_BKIN"), + STM32_FUNCTION(13, "FMC_AD12 FMC_D12"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(19, "PB3"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOB3"), + STM32_FUNCTION(3, "SPI2_NSS I2S2_WS"), + STM32_FUNCTION(6, "MDF1_SDI3"), + STM32_FUNCTION(13, "FMC_NCE3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(21, "PB5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOB5"), + STM32_FUNCTION(3, "I2S2_MCK"), + STM32_FUNCTION(4, "UART4_RTS"), + STM32_FUNCTION(5, "SAI4_SD_B"), + STM32_FUNCTION(10, "I2C2_SCL"), + STM32_FUNCTION(13, "FMC_AD8 FMC_D8"), + STM32_FUNCTION(14, "I3C2_SCL"), + STM32_FUNCTION(15, "SDMMC3_D123DIR"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(22, "PB6"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOB6"), + STM32_FUNCTION(3, "SPI2_MISO I2S2_SDI"), + STM32_FUNCTION(4, "UART4_RX"), + STM32_FUNCTION(5, "SAI4_SCK_B"), + STM32_FUNCTION(13, "FMC_AD9 FMC_D9"), + STM32_FUNCTION(15, "SDMMC3_D0DIR"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(23, "PB7"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOB7"), + STM32_FUNCTION(2, "SPI3_SCK I2S3_CK"), + STM32_FUNCTION(4, "UART4_TX"), + STM32_FUNCTION(5, "SAI4_MCLK_B"), + STM32_FUNCTION(10, "TIM12_CH1"), + STM32_FUNCTION(13, "FMC_AD10 FMC_D10"), + STM32_FUNCTION(15, "SDMMC3_CDIR"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(25, "PB9"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOB9"), + STM32_FUNCTION(2, "SPI3_RDY"), + STM32_FUNCTION(7, "USART1_RTS"), + STM32_FUNCTION(8, "FDCAN1_TX"), + STM32_FUNCTION(10, "TIM10_CH1"), + STM32_FUNCTION(13, "FMC_AD13 FMC_D13"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(26, "PB10"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOB10"), + STM32_FUNCTION(2, "SPI3_MISO I2S3_SDI"), + STM32_FUNCTION(7, "USART1_RX"), + STM32_FUNCTION(8, "TIM17_CH1N"), + STM32_FUNCTION(13, "FMC_AD15 FMC_D15"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(27, "PB11"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOB11"), + STM32_FUNCTION(2, "I2S3_MCK"), + STM32_FUNCTION(7, "USART1_CTS USART1_NSS"), + STM32_FUNCTION(8, "FDCAN1_RX"), + STM32_FUNCTION(10, "TIM12_CH2"), + STM32_FUNCTION(13, "FMC_AD14 FMC_D14"), + STM32_FUNCTION(14, "OCTOSPI1_NCS2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(28, "PB12"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOB12"), + STM32_FUNCTION(8, "TIM13_CH1"), + STM32_FUNCTION(11, "SDMMC3_D2"), + STM32_FUNCTION(12, "FMC_NWAIT"), + STM32_FUNCTION(15, "DCMI_D12 PSSI_D12 DCMIPP_D12"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(29, "PB13"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOB13"), + STM32_FUNCTION(3, "SPI2_MOSI I2S2_SDO"), + STM32_FUNCTION(5, "SAI1_SD_B"), + STM32_FUNCTION(11, "SDMMC3_CK"), + STM32_FUNCTION(12, "FMC_AD5 FMC_D5"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(30, "PB14"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOB14"), + STM32_FUNCTION(3, "SPI2_SCK I2S2_CK"), + STM32_FUNCTION(10, "TIM4_CH2"), + STM32_FUNCTION(11, "SDMMC3_D0"), + STM32_FUNCTION(12, "FMC_AD7 FMC_D7"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(31, "PB15"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOB15"), + STM32_FUNCTION(2, "LPTIM1_IN2"), + STM32_FUNCTION(3, "SPI5_SCK"), + STM32_FUNCTION(5, "SAI2_SD_B"), + STM32_FUNCTION(6, "UART5_RX"), + STM32_FUNCTION(8, "TIM3_CH2"), + STM32_FUNCTION(9, "TIM5_CH1"), + STM32_FUNCTION(11, "ETH1_PPS_OUT"), + STM32_FUNCTION(13, "FMC_A18"), + STM32_FUNCTION(14, "LCD_R4"), + STM32_FUNCTION(15, "DCMI_D8 PSSI_D8 DCMIPP_D8"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(32, "PC0"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC0"), + STM32_FUNCTION(2, "LPTIM1_CH1"), + STM32_FUNCTION(4, "SPI6_SCK"), + STM32_FUNCTION(5, "SAI3_MCLK_B"), + STM32_FUNCTION(6, "USART6_TX"), + STM32_FUNCTION(10, "DCMI_D0 PSSI_D0 DCMIPP_D0"), + STM32_FUNCTION(11, "ETH2_MII_RX_CLK ETH2_RMII_REF_CLK"), + STM32_FUNCTION(12, "ETH1_MII_TX_CLK"), + STM32_FUNCTION(13, "ETH1_RGMII_GTX_CLK"), + STM32_FUNCTION(14, "LCD_G7"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(33, "PC1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC1"), + STM32_FUNCTION(3, "SPI3_MOSI I2S3_SDO"), + STM32_FUNCTION(7, "USART2_TX"), + STM32_FUNCTION(10, "I2C3_SCL"), + STM32_FUNCTION(11, "ETH1_MII_TXD1 ETH1_RGMII_TXD1 ETH1_RMII_TXD1"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(34, "PC2"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC2"), + STM32_FUNCTION(2, "SPI6_MOSI"), + STM32_FUNCTION(3, "LPTIM2_IN1"), + STM32_FUNCTION(5, "SAI4_MCLK_B"), + STM32_FUNCTION(6, "MDF1_SDI3"), + STM32_FUNCTION(7, "USART2_RTS"), + STM32_FUNCTION(11, "ETH1_MII_RXD1 ETH1_RGMII_RXD1 ETH1_RMII_RXD1"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(35, "PC3"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC3"), + STM32_FUNCTION(2, "LPTIM1_IN2"), + STM32_FUNCTION(3, "SPI3_NSS I2S3_WS"), + STM32_FUNCTION(4, "SPI6_RDY"), + STM32_FUNCTION(7, "USART6_RTS"), + STM32_FUNCTION(8, "FDCAN2_TX"), + STM32_FUNCTION(11, "ETH2_MII_RX_DV ETH2_RGMII_RX_CTL ETH2_RMII_CRS_DV"), + STM32_FUNCTION(12, "ETH1_MII_RX_ER"), + STM32_FUNCTION(14, "LCD_G6"), + STM32_FUNCTION(15, "DCMI_D3 PSSI_D3 DCMIPP_D3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(36, "PC4"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC4"), + STM32_FUNCTION(4, "SPI6_MISO"), + STM32_FUNCTION(5, "SAI3_FS_B"), + STM32_FUNCTION(11, "ETH2_MII_TX_EN ETH2_RGMII_TX_CTL ETH2_RMII_TX_EN"), + STM32_FUNCTION(13, "ETH1_RGMII_CLK125"), + STM32_FUNCTION(14, "LCD_R0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(37, "PC5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC5"), + STM32_FUNCTION(3, "SPDIFRX1_IN1"), + STM32_FUNCTION(6, "MDF1_SDI1"), + STM32_FUNCTION(9, "TIM8_CH1N"), + STM32_FUNCTION(10, "I2C1_SDA"), + STM32_FUNCTION(11, "ETH2_MDIO"), + STM32_FUNCTION(12, "ETH1_MII_COL"), + STM32_FUNCTION(13, "FMC_A25"), + STM32_FUNCTION(14, "ETH1_PPS_OUT"), + STM32_FUNCTION(15, "LCD_DE"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(38, "PC6"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC6"), + STM32_FUNCTION(2, "RTC_REFIN"), + STM32_FUNCTION(3, "SPDIFRX1_IN0"), + STM32_FUNCTION(6, "MDF1_CKI1"), + STM32_FUNCTION(9, "TIM8_CH1"), + STM32_FUNCTION(10, "I2C1_SCL"), + STM32_FUNCTION(11, "ETH2_MDC"), + STM32_FUNCTION(12, "ETH1_MII_CRS"), + STM32_FUNCTION(13, "FMC_A24"), + STM32_FUNCTION(14, "ETH1_PHY_INTN"), + STM32_FUNCTION(15, "LCD_CLK"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(39, "PC7"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC7"), + STM32_FUNCTION(4, "SPI6_MOSI"), + STM32_FUNCTION(5, "SAI3_SD_B"), + STM32_FUNCTION(9, "TIM8_CH2N"), + STM32_FUNCTION(11, "ETH2_MII_TXD0 ETH2_RGMII_TXD0 ETH2_RMII_TXD0"), + STM32_FUNCTION(12, "ETH1_MII_TXD2"), + STM32_FUNCTION(14, "LCD_B4"), + STM32_FUNCTION(15, "DCMI_D1 PSSI_D1 DCMIPP_D1"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(40, "PC8"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC8"), + STM32_FUNCTION(2, "LPTIM1_ETR"), + STM32_FUNCTION(4, "SPI6_NSS"), + STM32_FUNCTION(5, "SAI3_SCK_B"), + STM32_FUNCTION(7, "USART6_CTS USART6_NSS"), + STM32_FUNCTION(9, "TIM8_CH2"), + STM32_FUNCTION(11, "ETH2_MII_TXD1 ETH2_RGMII_TXD1 ETH2_RMII_TXD1"), + STM32_FUNCTION(12, "ETH1_MII_TXD3"), + STM32_FUNCTION(14, "LCD_B3"), + STM32_FUNCTION(15, "DCMI_D2 PSSI_D2 DCMIPP_D2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(41, "PC9"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC9"), + STM32_FUNCTION(2, "MCO1"), + STM32_FUNCTION(3, "SPI3_MISO I2S3_SDI"), + STM32_FUNCTION(5, "SAI2_SCK_A"), + STM32_FUNCTION(8, "TIM13_CH1"), + STM32_FUNCTION(9, "TIM8_CH4N"), + STM32_FUNCTION(10, "USBH_HS_OVRCUR"), + STM32_FUNCTION(11, "ETH2_MII_TXD2 ETH2_RGMII_TXD2"), + STM32_FUNCTION(13, "FMC_A22"), + STM32_FUNCTION(14, "LCD_G2"), + STM32_FUNCTION(15, "DCMI_D7 PSSI_D7 DCMIPP_D7"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(42, "PC10"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC10"), + STM32_FUNCTION(3, "SPI3_MOSI I2S3_SDO"), + STM32_FUNCTION(8, "LPTIM4_ETR"), + STM32_FUNCTION(9, "TIM8_CH4"), + STM32_FUNCTION(10, "USBH_HS_VBUSEN"), + STM32_FUNCTION(11, "ETH2_MII_TXD3 ETH2_RGMII_TXD3"), + STM32_FUNCTION(12, "DCMI_D0 PSSI_D0 DCMIPP_D0"), + STM32_FUNCTION(13, "FMC_A23"), + STM32_FUNCTION(14, "LCD_G3"), + STM32_FUNCTION(15, "DCMI_D6 PSSI_D6 DCMIPP_D6"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(43, "PC11"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC11"), + STM32_FUNCTION(2, "LPTIM1_CH1"), + STM32_FUNCTION(3, "SPI5_NSS"), + STM32_FUNCTION(5, "SAI2_MCLK_A"), + STM32_FUNCTION(6, "UART5_RTS"), + STM32_FUNCTION(7, "USART3_RTS"), + STM32_FUNCTION(8, "TIM3_CH1"), + STM32_FUNCTION(9, "TIM5_ETR"), + STM32_FUNCTION(10, "DCMI_HSYNC PSSI_DE DCMIPP_HSYNC"), + STM32_FUNCTION(11, "ETH2_MII_RXD3 ETH2_RGMII_RXD3"), + STM32_FUNCTION(13, "FMC_NBL1"), + STM32_FUNCTION(14, "LCD_R2"), + STM32_FUNCTION(15, "DCMI_D10 PSSI_D10 DCMIPP_D10"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(44, "PC12"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC12"), + STM32_FUNCTION(2, "LPTIM1_CH2"), + STM32_FUNCTION(4, "I3C3_SCL"), + STM32_FUNCTION(5, "I3C2_SCL"), + STM32_FUNCTION(6, "MDF1_CKI2"), + STM32_FUNCTION(9, "TIM8_CH3"), + STM32_FUNCTION(10, "I2C3_SCL"), + STM32_FUNCTION(11, "ETH2_MII_RXD1 ETH2_RGMII_RXD1 ETH2_RMII_RXD1"), + STM32_FUNCTION(12, "ETH1_MII_RXD3"), + STM32_FUNCTION(14, "LCD_G1"), + STM32_FUNCTION(15, "DCMI_D5 PSSI_D5 DCMIPP_D5"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(45, "PC13"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOC13"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(48, "PD0"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD0"), + STM32_FUNCTION(1, "TRACECLK"), + STM32_FUNCTION(2, "HDP0"), + STM32_FUNCTION(4, "SAI1_D2"), + STM32_FUNCTION(6, "SAI4_FS_A"), + STM32_FUNCTION(7, "UART7_RX"), + STM32_FUNCTION(8, "TIM15_CH2"), + STM32_FUNCTION(10, "SDVSEL1"), + STM32_FUNCTION(11, "OCTOSPI1_CLK"), + STM32_FUNCTION(14, "DCMI_PIXCLK PSSI_PDCK DCMIPP_PIXCLK"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(49, "PD1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD1"), + STM32_FUNCTION(2, "HDP1"), + STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), + STM32_FUNCTION(4, "SAI1_CK2"), + STM32_FUNCTION(6, "SAI4_SD_A"), + STM32_FUNCTION(7, "UART7_RTS"), + STM32_FUNCTION(8, "TIM15_CH1"), + STM32_FUNCTION(9, "TIM1_BKIN"), + STM32_FUNCTION(11, "OCTOSPI1_NCLK"), + STM32_FUNCTION(12, "OCTOSPI1_NCS2"), + STM32_FUNCTION(14, "DCMI_HSYNC PSSI_DE DCMIPP_HSYNC"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(50, "PD2"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD2"), + STM32_FUNCTION(2, "HDP2"), + STM32_FUNCTION(3, "SPI1_NSS I2S1_WS"), + STM32_FUNCTION(4, "SAI1_CK1"), + STM32_FUNCTION(6, "SAI4_SCK_A"), + STM32_FUNCTION(7, "UART7_CTS"), + STM32_FUNCTION(8, "TIM15_BKIN"), + STM32_FUNCTION(9, "TIM1_ETR"), + STM32_FUNCTION(11, "OCTOSPI1_DQS"), + STM32_FUNCTION(12, "OCTOSPI1_NCS2"), + STM32_FUNCTION(14, "DCMI_VSYNC PSSI_RDY DCMIPP_VSYNC"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(51, "PD3"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD3"), + STM32_FUNCTION(2, "SAI1_MCLK_A"), + STM32_FUNCTION(3, "SPI2_SCK I2S2_CK"), + STM32_FUNCTION(4, "SAI1_D1"), + STM32_FUNCTION(6, "SAI4_MCLK_A"), + STM32_FUNCTION(7, "UART7_TX"), + STM32_FUNCTION(8, "TIM15_CH1N"), + STM32_FUNCTION(9, "TIM1_BKIN2"), + STM32_FUNCTION(10, "SDVSEL2"), + STM32_FUNCTION(11, "OCTOSPI1_NCS1"), + STM32_FUNCTION(14, "PSSI_D15 DCMIPP_D15"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(52, "PD4"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD4"), + STM32_FUNCTION(1, "TRACED0"), + STM32_FUNCTION(2, "SPI4_MISO"), + STM32_FUNCTION(3, "HDP3"), + STM32_FUNCTION(4, "SAI1_D3"), + STM32_FUNCTION(5, "SAI1_SD_B"), + STM32_FUNCTION(9, "TIM1_CH4N"), + STM32_FUNCTION(10, "TIM4_CH1"), + STM32_FUNCTION(11, "OCTOSPI1_IO0"), + STM32_FUNCTION(14, "PSSI_D14 DCMIPP_D14"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(53, "PD5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD5"), + STM32_FUNCTION(1, "TRACED1"), + STM32_FUNCTION(2, "SPI4_NSS"), + STM32_FUNCTION(3, "HDP4"), + STM32_FUNCTION(4, "SAI1_D4"), + STM32_FUNCTION(5, "SAI1_FS_B"), + STM32_FUNCTION(9, "TIM1_CH3N"), + STM32_FUNCTION(10, "TIM4_CH2"), + STM32_FUNCTION(11, "OCTOSPI1_IO1"), + STM32_FUNCTION(14, "DCMI_D13 PSSI_D13 DCMIPP_D13"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(54, "PD6"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD6"), + STM32_FUNCTION(1, "TRACED2"), + STM32_FUNCTION(2, "SPI4_MOSI"), + STM32_FUNCTION(3, "HDP5"), + STM32_FUNCTION(5, "SAI1_SCK_B"), + STM32_FUNCTION(6, "MDF1_SDI2"), + STM32_FUNCTION(9, "TIM1_CH2N"), + STM32_FUNCTION(10, "TIM4_CH3"), + STM32_FUNCTION(11, "OCTOSPI1_IO2"), + STM32_FUNCTION(14, "DCMI_D12 PSSI_D12 DCMIPP_D12"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(55, "PD7"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD7"), + STM32_FUNCTION(1, "TRACED3"), + STM32_FUNCTION(2, "SPI4_SCK"), + STM32_FUNCTION(3, "SPI1_RDY"), + STM32_FUNCTION(5, "SAI1_MCLK_B"), + STM32_FUNCTION(6, "MDF1_CKI2"), + STM32_FUNCTION(9, "TIM1_CH1N"), + STM32_FUNCTION(10, "TIM4_CH4"), + STM32_FUNCTION(11, "OCTOSPI1_IO3"), + STM32_FUNCTION(14, "DCMI_D11 PSSI_D11 DCMIPP_D11"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(56, "PD8"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD8"), + STM32_FUNCTION(1, "TRACED4"), + STM32_FUNCTION(2, "SPI4_RDY"), + STM32_FUNCTION(3, "I2S1_MCK"), + STM32_FUNCTION(4, "SAI1_FS_A"), + STM32_FUNCTION(5, "UART4_CTS"), + STM32_FUNCTION(6, "MDF1_SDI1"), + STM32_FUNCTION(9, "TIM1_CH4"), + STM32_FUNCTION(10, "TIM4_ETR"), + STM32_FUNCTION(11, "OCTOSPI1_IO4"), + STM32_FUNCTION(12, "SDMMC1_D7"), + STM32_FUNCTION(13, "SDMMC1_D123DIR"), + STM32_FUNCTION(14, "DCMI_D10 PSSI_D10 DCMIPP_D10"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(57, "PD9"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD9"), + STM32_FUNCTION(1, "TRACED5"), + STM32_FUNCTION(2, "HDP6"), + STM32_FUNCTION(3, "SPI1_MOSI I2S1_SDO"), + STM32_FUNCTION(4, "SAI1_SD_A"), + STM32_FUNCTION(5, "UART4_RTS"), + STM32_FUNCTION(6, "MDF1_CKI1"), + STM32_FUNCTION(9, "TIM1_CH3"), + STM32_FUNCTION(11, "OCTOSPI1_IO5"), + STM32_FUNCTION(12, "SDMMC1_D6"), + STM32_FUNCTION(13, "SDMMC1_D0DIR"), + STM32_FUNCTION(14, "DCMI_D9 PSSI_D9 DCMIPP_D9"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(58, "PD10"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD10"), + STM32_FUNCTION(1, "TRACED6"), + STM32_FUNCTION(2, "HDP7"), + STM32_FUNCTION(4, "SAI1_SCK_A"), + STM32_FUNCTION(5, "UART4_RX"), + STM32_FUNCTION(6, "MDF1_SDI0"), + STM32_FUNCTION(7, "I2C1_SDA"), + STM32_FUNCTION(9, "TIM1_CH2"), + STM32_FUNCTION(10, "TIM14_CH1"), + STM32_FUNCTION(11, "OCTOSPI1_IO6"), + STM32_FUNCTION(12, "SDMMC1_D5"), + STM32_FUNCTION(13, "SDMMC1_CDIR"), + STM32_FUNCTION(14, "DCMI_D8 PSSI_D8 DCMIPP_D8"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(59, "PD11"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD11"), + STM32_FUNCTION(1, "TRACED7"), + STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), + STM32_FUNCTION(4, "SAI1_MCLK_A"), + STM32_FUNCTION(5, "UART4_TX"), + STM32_FUNCTION(6, "MDF1_CKI0"), + STM32_FUNCTION(7, "I2C1_SCL"), + STM32_FUNCTION(9, "TIM1_CH1"), + STM32_FUNCTION(10, "SDVSEL1"), + STM32_FUNCTION(11, "OCTOSPI1_IO7"), + STM32_FUNCTION(12, "SDMMC1_D4"), + STM32_FUNCTION(13, "SDMMC1_CKIN"), + STM32_FUNCTION(14, "DCMI_D7 PSSI_D7 DCMIPP_D7"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(60, "PD12"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD12"), + STM32_FUNCTION(3, "SPI2_MISO I2S2_SDI"), + STM32_FUNCTION(4, "SPDIFRX1_IN2"), + STM32_FUNCTION(10, "TIM4_ETR"), + STM32_FUNCTION(11, "SDMMC3_CMD"), + STM32_FUNCTION(12, "FMC_AD6 FMC_D6"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(61, "PD13"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD13"), + STM32_FUNCTION(3, "SPI2_NSS I2S2_WS"), + STM32_FUNCTION(10, "TIM4_CH4"), + STM32_FUNCTION(11, "SDMMC3_D1"), + STM32_FUNCTION(12, "FMC_AD11 FMC_D11"), + STM32_FUNCTION(13, "FMC_NWE"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(62, "PD14"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD14"), + STM32_FUNCTION(2, "I2S2_MCK"), + STM32_FUNCTION(3, "I2S1_MCK"), + STM32_FUNCTION(8, "FDCAN1_RX"), + STM32_FUNCTION(9, "TIM11_CH1"), + STM32_FUNCTION(12, "FMC_AD4 FMC_D4"), + STM32_FUNCTION(13, "SDMMC3_D3"), + STM32_FUNCTION(14, "DCMI_D1 PSSI_D1 DCMIPP_D1"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(63, "PD15"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOD15"), + STM32_FUNCTION(2, "SPI1_RDY"), + STM32_FUNCTION(7, "I2C2_SDA"), + STM32_FUNCTION(8, "FDCAN1_TX"), + STM32_FUNCTION(9, "TIM1_BKIN2"), + STM32_FUNCTION(10, "TIM5_ETR"), + STM32_FUNCTION(12, "FMC_AD3 FMC_D3"), + STM32_FUNCTION(13, "SDMMC3_CKIN"), + STM32_FUNCTION(14, "DCMI_D0 PSSI_D0 DCMIPP_D0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(64, "PE0"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE0"), + STM32_FUNCTION(1, "TRACED2"), + STM32_FUNCTION(2, "LPTIM2_CH1"), + STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), + STM32_FUNCTION(4, "SPI3_RDY"), + STM32_FUNCTION(7, "USART3_CK"), + STM32_FUNCTION(11, "SDMMC1_D2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(65, "PE1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE1"), + STM32_FUNCTION(1, "TRACED3"), + STM32_FUNCTION(2, "LPTIM2_CH2"), + STM32_FUNCTION(3, "I2S1_MCK"), + STM32_FUNCTION(4, "I2S3_MCK"), + STM32_FUNCTION(7, "USART3_RX"), + STM32_FUNCTION(11, "SDMMC1_D3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(66, "PE2"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE2"), + STM32_FUNCTION(2, "LPTIM2_ETR"), + STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), + STM32_FUNCTION(4, "SPI3_MOSI I2S3_SDO"), + STM32_FUNCTION(5, "SAI1_SCK_B"), + STM32_FUNCTION(9, "TIM10_CH1"), + STM32_FUNCTION(11, "SDMMC1_CMD"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(67, "PE3"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE3"), + STM32_FUNCTION(1, "TRACECLK"), + STM32_FUNCTION(3, "SPI1_RDY"), + STM32_FUNCTION(4, "SPI3_SCK I2S3_CK"), + STM32_FUNCTION(5, "SAI1_MCLK_B"), + STM32_FUNCTION(7, "USART3_TX"), + STM32_FUNCTION(9, "TIM11_CH1"), + STM32_FUNCTION(11, "SDMMC1_CK"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(68, "PE4"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE4"), + STM32_FUNCTION(1, "TRACED0"), + STM32_FUNCTION(2, "LPTIM2_IN1"), + STM32_FUNCTION(3, "SPI1_MOSI I2S1_SDO"), + STM32_FUNCTION(4, "SPI3_MISO I2S3_SDI"), + STM32_FUNCTION(5, "SAI1_SD_B"), + STM32_FUNCTION(7, "USART3_CTS USART3_NSS"), + STM32_FUNCTION(8, "FDCAN1_TX"), + STM32_FUNCTION(11, "SDMMC1_D0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(69, "PE5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE5"), + STM32_FUNCTION(1, "TRACED1"), + STM32_FUNCTION(2, "LPTIM2_IN2"), + STM32_FUNCTION(3, "SPI1_NSS I2S1_WS"), + STM32_FUNCTION(4, "SPI3_NSS I2S3_WS"), + STM32_FUNCTION(5, "SAI1_FS_B"), + STM32_FUNCTION(7, "USART3_RTS"), + STM32_FUNCTION(8, "FDCAN1_RX"), + STM32_FUNCTION(11, "SDMMC1_D1"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(70, "PE6"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE6"), + STM32_FUNCTION(2, "SPI4_RDY"), + STM32_FUNCTION(5, "SPDIFRX1_IN2"), + STM32_FUNCTION(7, "USART1_TX"), + STM32_FUNCTION(9, "TIM1_ETR"), + STM32_FUNCTION(12, "FMC_AD1 FMC_D1"), + STM32_FUNCTION(13, "SDMMC2_D6"), + STM32_FUNCTION(14, "SDMMC2_D0DIR"), + STM32_FUNCTION(15, "SDMMC2_CK"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(71, "PE7"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE7"), + STM32_FUNCTION(4, "SAI4_D4"), + STM32_FUNCTION(5, "SPDIFRX1_IN3"), + STM32_FUNCTION(7, "USART1_RX"), + STM32_FUNCTION(9, "TIM1_CH4N"), + STM32_FUNCTION(11, "TIM14_CH1"), + STM32_FUNCTION(12, "FMC_AD2 FMC_D2"), + STM32_FUNCTION(13, "SDMMC2_D7"), + STM32_FUNCTION(14, "SDMMC2_D123DIR"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(72, "PE8"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE8"), + STM32_FUNCTION(2, "SPI4_MOSI"), + STM32_FUNCTION(4, "SAI4_CK1"), + STM32_FUNCTION(5, "SAI4_MCLK_A"), + STM32_FUNCTION(6, "MDF1_CKI0"), + STM32_FUNCTION(9, "TIM1_CH1"), + STM32_FUNCTION(12, "FMC_A17 FMC_ALE"), + STM32_FUNCTION(13, "SDMMC2_D2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(73, "PE9"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE9"), + STM32_FUNCTION(2, "SPI4_MISO"), + STM32_FUNCTION(4, "SAI4_D2"), + STM32_FUNCTION(5, "SAI4_FS_A"), + STM32_FUNCTION(7, "USART1_CK"), + STM32_FUNCTION(9, "TIM1_CH4"), + STM32_FUNCTION(12, "FMC_AD0 FMC_D0"), + STM32_FUNCTION(13, "SDMMC2_D5"), + STM32_FUNCTION(14, "SDMMC2_CDIR"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(74, "PE10"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE10"), + STM32_FUNCTION(2, "SPI4_SCK"), + STM32_FUNCTION(4, "SAI4_D1"), + STM32_FUNCTION(5, "SAI4_SD_A"), + STM32_FUNCTION(7, "USART1_CTS USART1_NSS"), + STM32_FUNCTION(9, "TIM1_CH3"), + STM32_FUNCTION(11, "FMC_NE3"), + STM32_FUNCTION(12, "FMC_NCE2"), + STM32_FUNCTION(13, "SDMMC2_D4"), + STM32_FUNCTION(14, "SDMMC2_CKIN"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(75, "PE11"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE11"), + STM32_FUNCTION(4, "SAI4_D3"), + STM32_FUNCTION(5, "SAI1_FS_A"), + STM32_FUNCTION(8, "TIM15_CH2"), + STM32_FUNCTION(9, "TIM1_CH3N"), + STM32_FUNCTION(12, "FMC_A16 FMC_CLE"), + STM32_FUNCTION(13, "SDMMC2_D1"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(76, "PE12"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE12"), + STM32_FUNCTION(2, "SPI4_NSS"), + STM32_FUNCTION(4, "SAI4_CK2"), + STM32_FUNCTION(5, "SAI4_SCK_A"), + STM32_FUNCTION(6, "MDF1_SDI0"), + STM32_FUNCTION(7, "USART1_RTS"), + STM32_FUNCTION(9, "TIM1_CH2"), + STM32_FUNCTION(11, "FMC_NE2"), + STM32_FUNCTION(12, "FMC_NCE1"), + STM32_FUNCTION(13, "SDMMC2_D3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(77, "PE13"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOE13"), + STM32_FUNCTION(5, "SAI1_SD_A"), + STM32_FUNCTION(8, "TIM15_CH1"), + STM32_FUNCTION(9, "TIM1_CH2N"), + STM32_FUNCTION(12, "FMC_RNB"), + STM32_FUNCTION(13, "SDMMC2_D0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(78, "PE14"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOE14"), + STM32_FUNCTION(5, "SAI1_MCLK_A"), + STM32_FUNCTION(8, "TIM15_BKIN"), + STM32_FUNCTION(9, "TIM1_BKIN"), + STM32_FUNCTION(12, "FMC_NWE"), + STM32_FUNCTION(13, "SDMMC2_CK"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(79, "PE15"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOE15"), + STM32_FUNCTION(5, "SAI1_SCK_A"), + STM32_FUNCTION(8, "TIM15_CH1N"), + STM32_FUNCTION(9, "TIM1_CH1N"), + STM32_FUNCTION(12, "FMC_NOE"), + STM32_FUNCTION(13, "SDMMC2_CMD"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(80, "PF0"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF0"), + STM32_FUNCTION(3, "SPI3_SCK I2S3_CK"), + STM32_FUNCTION(8, "FDCAN2_RX"), + STM32_FUNCTION(9, "TIM12_CH2"), + STM32_FUNCTION(10, "I2C2_SDA"), + STM32_FUNCTION(11, "ETH1_MDC"), + STM32_FUNCTION(12, "ETH2_MII_CRS"), + STM32_FUNCTION(14, "I3C2_SDA"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(81, "PF1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF1"), + STM32_FUNCTION(2, "SPI6_MISO"), + STM32_FUNCTION(3, "LPTIM2_IN2"), + STM32_FUNCTION(5, "SAI4_SCK_B"), + STM32_FUNCTION(7, "USART2_CK"), + STM32_FUNCTION(11, "ETH1_MII_RXD0 ETH1_RGMII_RXD0 ETH1_RMII_RXD0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(82, "PF2"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF2"), + STM32_FUNCTION(3, "SPI3_RDY"), + STM32_FUNCTION(7, "I2C1_SMBA"), + STM32_FUNCTION(9, "TIM12_CH1"), + STM32_FUNCTION(10, "I2C2_SCL"), + STM32_FUNCTION(11, "ETH1_MDIO"), + STM32_FUNCTION(12, "ETH2_MII_COL"), + STM32_FUNCTION(13, "FMC_NE4"), + STM32_FUNCTION(14, "I3C2_SCL"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(83, "PF3"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF3"), + STM32_FUNCTION(5, "SAI2_SCK_B"), + STM32_FUNCTION(6, "MDF1_CCK0"), + STM32_FUNCTION(8, "TIM3_CH4"), + STM32_FUNCTION(9, "TIM8_BKIN2"), + STM32_FUNCTION(10, "ETH1_CLK"), + STM32_FUNCTION(11, "ETH2_PPS_OUT"), + STM32_FUNCTION(13, "FMC_A20"), + STM32_FUNCTION(14, "LCD_R6"), + STM32_FUNCTION(15, "DCMI_HSYNC PSSI_DE DCMIPP_HSYNC"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(84, "PF4"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF4"), + STM32_FUNCTION(2, "RTC_OUT2"), + STM32_FUNCTION(3, "SPI6_NSS"), + STM32_FUNCTION(5, "SAI3_SCK_A"), + STM32_FUNCTION(7, "USART6_RX"), + STM32_FUNCTION(8, "TIM4_CH4"), + STM32_FUNCTION(9, "ETH1_MDC"), + STM32_FUNCTION(10, "ETH2_CLK"), + STM32_FUNCTION(11, "ETH2_PPS_OUT"), + STM32_FUNCTION(12, "ETH1_PPS_OUT"), + STM32_FUNCTION(14, "LCD_B7"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(85, "PF5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF5"), + STM32_FUNCTION(3, "SPI6_SCK"), + STM32_FUNCTION(5, "SAI3_MCLK_A"), + STM32_FUNCTION(7, "USART6_TX"), + STM32_FUNCTION(8, "TIM4_CH3"), + STM32_FUNCTION(9, "ETH1_MDIO"), + STM32_FUNCTION(10, "ETH1_CLK"), + STM32_FUNCTION(11, "ETH2_PHY_INTN"), + STM32_FUNCTION(12, "ETH1_PHY_INTN"), + STM32_FUNCTION(14, "LCD_B6"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(86, "PF6"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF6"), + STM32_FUNCTION(2, "RTC_OUT2"), + STM32_FUNCTION(4, "SAI3_MCLK_B"), + STM32_FUNCTION(7, "USART6_CK"), + STM32_FUNCTION(8, "TIM12_CH1"), + STM32_FUNCTION(10, "I2C3_SMBA"), + STM32_FUNCTION(11, "ETH2_MII_RX_CLK ETH2_RGMII_RX_CLK ETH2_RMII_REF_CLK"= ), + STM32_FUNCTION(14, "LCD_B0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(87, "PF7"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF7"), + STM32_FUNCTION(3, "SPDIFRX1_IN1"), + STM32_FUNCTION(4, "SPI6_SCK"), + STM32_FUNCTION(5, "SAI3_SD_A"), + STM32_FUNCTION(8, "TIM2_ETR"), + STM32_FUNCTION(11, "ETH2_RGMII_GTX_CLK"), + STM32_FUNCTION(12, "ETH2_MII_TX_CLK"), + STM32_FUNCTION(14, "LCD_R1"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(88, "PF8"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF8"), + STM32_FUNCTION(2, "RTC_REFIN"), + STM32_FUNCTION(4, "SAI3_SCK_B"), + STM32_FUNCTION(7, "USART3_RX"), + STM32_FUNCTION(8, "TIM12_CH2"), + STM32_FUNCTION(10, "ETH1_CLK"), + STM32_FUNCTION(11, "ETH2_RGMII_CLK125"), + STM32_FUNCTION(12, "ETH2_MII_RX_ER"), + STM32_FUNCTION(13, "ETH2_MII_RX_DV ETH2_RMII_CRS_DV"), + STM32_FUNCTION(14, "LCD_G0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(89, "PF9"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF9"), + STM32_FUNCTION(4, "SAI3_SD_B"), + STM32_FUNCTION(5, "SAI2_SD_A"), + STM32_FUNCTION(8, "TIM2_CH2"), + STM32_FUNCTION(11, "ETH2_MII_RXD2 ETH2_RGMII_RXD2"), + STM32_FUNCTION(12, "ETH2_MDIO"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(90, "PF10"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF10"), + STM32_FUNCTION(2, "MCO2"), + STM32_FUNCTION(3, "SPI3_RDY"), + STM32_FUNCTION(5, "SAI2_MCLK_A"), + STM32_FUNCTION(8, "TIM2_CH3"), + STM32_FUNCTION(11, "ETH2_MII_TXD2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(91, "PF11"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF11"), + STM32_FUNCTION(2, "MCO1"), + STM32_FUNCTION(3, "SPDIFRX1_IN0"), + STM32_FUNCTION(4, "SPI6_RDY"), + STM32_FUNCTION(5, "SAI2_SCK_A"), + STM32_FUNCTION(8, "TIM2_CH4"), + STM32_FUNCTION(11, "ETH2_MII_TXD3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(92, "PF12"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF12"), + STM32_FUNCTION(1, "TRACECLK"), + STM32_FUNCTION(3, "SPI5_MISO"), + STM32_FUNCTION(4, "SPI1_MISO I2S1_SDI"), + STM32_FUNCTION(9, "TIM5_CH1"), + STM32_FUNCTION(14, "LCD_CLK"), + STM32_FUNCTION(15, "DCMI_D0 PSSI_D0 DCMIPP_D0"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(93, "PF13"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF13"), + STM32_FUNCTION(1, "TRACED0"), + STM32_FUNCTION(2, "HDP0"), + STM32_FUNCTION(3, "CK_IN"), + STM32_FUNCTION(4, "USART6_TX"), + STM32_FUNCTION(5, "SPI2_NSS I2S2_WS"), + STM32_FUNCTION(7, "USART3_CTS USART3_NSS"), + STM32_FUNCTION(9, "TIM3_CH3"), + STM32_FUNCTION(14, "LCD_R2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(95, "PF15"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOF15"), + STM32_FUNCTION(1, "TRACED2"), + STM32_FUNCTION(2, "HDP2"), + STM32_FUNCTION(3, "SPI2_RDY"), + STM32_FUNCTION(4, "USART6_CTS USART6_NSS"), + STM32_FUNCTION(5, "SPI2_SCK I2S2_CK"), + STM32_FUNCTION(7, "USART3_CK"), + STM32_FUNCTION(8, "TIM2_CH2"), + STM32_FUNCTION(9, "TIM3_ETR"), + STM32_FUNCTION(14, "LCD_R4"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(96, "PG0"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG0"), + STM32_FUNCTION(2, "LPTIM1_IN1"), + STM32_FUNCTION(4, "I3C3_SDA"), + STM32_FUNCTION(5, "I3C2_SDA"), + STM32_FUNCTION(6, "MDF1_SDI2"), + STM32_FUNCTION(9, "TIM8_CH3N"), + STM32_FUNCTION(10, "I2C3_SDA"), + STM32_FUNCTION(11, "ETH2_MII_RXD0 ETH2_RGMII_RXD0 ETH2_RMII_RXD0"), + STM32_FUNCTION(12, "ETH1_MII_RXD2"), + STM32_FUNCTION(14, "LCD_G5"), + STM32_FUNCTION(15, "DCMI_D4 PSSI_D4 DCMIPP_D4"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(97, "PG1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG1"), + STM32_FUNCTION(2, "LPTIM1_IN1"), + STM32_FUNCTION(3, "I2S3_MCK"), + STM32_FUNCTION(4, "I3C3_SCL"), + STM32_FUNCTION(5, "SAI2_SD_A"), + STM32_FUNCTION(6, "UART5_CTS"), + STM32_FUNCTION(7, "USART3_CTS USART3_NSS"), + STM32_FUNCTION(9, "TIM5_CH4"), + STM32_FUNCTION(10, "I2C3_SCL"), + STM32_FUNCTION(11, "ETH2_MII_RX_ER"), + STM32_FUNCTION(12, "ETH2_MII_RXD3"), + STM32_FUNCTION(13, "FMC_NBL0"), + STM32_FUNCTION(14, "LCD_VSYNC"), + STM32_FUNCTION(15, "DCMI_D11 PSSI_D11 DCMIPP_D11"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(98, "PG2"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG2"), + STM32_FUNCTION(2, "RTC_REFIN"), + STM32_FUNCTION(3, "I2S3_MCK"), + STM32_FUNCTION(4, "I3C3_SDA"), + STM32_FUNCTION(5, "SAI2_FS_A"), + STM32_FUNCTION(7, "USART3_CK"), + STM32_FUNCTION(9, "TIM5_CH3"), + STM32_FUNCTION(10, "I2C3_SDA"), + STM32_FUNCTION(11, "ETH2_MII_TX_CLK"), + STM32_FUNCTION(12, "ETH2_RGMII_CLK125"), + STM32_FUNCTION(13, "FMC_CLK"), + STM32_FUNCTION(14, "LCD_HSYNC"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(99, "PG3"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG3"), + STM32_FUNCTION(2, "LPTIM1_ETR"), + STM32_FUNCTION(3, "SPI5_MOSI"), + STM32_FUNCTION(5, "SAI2_FS_B"), + STM32_FUNCTION(8, "TIM3_CH3"), + STM32_FUNCTION(9, "TIM8_ETR"), + STM32_FUNCTION(10, "ETH2_CLK"), + STM32_FUNCTION(11, "ETH2_PHY_INTN"), + STM32_FUNCTION(13, "FMC_A19"), + STM32_FUNCTION(14, "LCD_R5"), + STM32_FUNCTION(15, "DCMI_PIXCLK PSSI_PDCK DCMIPP_PIXCLK"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(100, "PG4"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG4"), + STM32_FUNCTION(3, "SPI5_MISO"), + STM32_FUNCTION(4, "SAI3_FS_B"), + STM32_FUNCTION(8, "LPTIM4_IN1"), + STM32_FUNCTION(9, "TIM8_BKIN"), + STM32_FUNCTION(11, "ETH2_PPS_OUT"), + STM32_FUNCTION(12, "ETH2_MDC"), + STM32_FUNCTION(13, "FMC_A21"), + STM32_FUNCTION(14, "LCD_R7"), + STM32_FUNCTION(15, "DCMI_VSYNC PSSI_RDY DCMIPP_VSYNC"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(101, "PG5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG5"), + STM32_FUNCTION(1, "TRACED3"), + STM32_FUNCTION(2, "HDP3"), + STM32_FUNCTION(4, "USART6_RTS"), + STM32_FUNCTION(8, "TIM2_CH3"), + STM32_FUNCTION(14, "LCD_R5"), + STM32_FUNCTION(15, "DCMI_PIXCLK PSSI_PDCK DCMIPP_PIXCLK"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(103, "PG7"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOG7"), + STM32_FUNCTION(1, "TRACED5"), + STM32_FUNCTION(2, "HDP5"), + STM32_FUNCTION(3, "SPI5_NSS"), + STM32_FUNCTION(4, "SPI1_NSS I2S1_WS"), + STM32_FUNCTION(9, "TIM5_ETR"), + STM32_FUNCTION(14, "LCD_R7"), + STM32_FUNCTION(15, "DCMI_VSYNC PSSI_RDY DCMIPP_VSYNC"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(104, "PG8"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOG8"), + STM32_FUNCTION(1, "TRACED6"), + STM32_FUNCTION(2, "HDP6"), + STM32_FUNCTION(3, "SPI5_RDY"), + STM32_FUNCTION(4, "SPI1_RDY"), + STM32_FUNCTION(5, "USART6_CK"), + STM32_FUNCTION(6, "UART5_RTS"), + STM32_FUNCTION(9, "TIM5_CH3"), + STM32_FUNCTION(14, "LCD_G2"), + STM32_FUNCTION(15, "DCMI_D2 PSSI_D2 DCMIPP_D2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(105, "PG9"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOG9"), + STM32_FUNCTION(1, "TRACED7"), + STM32_FUNCTION(6, "UART5_TX"), + STM32_FUNCTION(9, "TIM5_CH4"), + STM32_FUNCTION(14, "LCD_G3"), + STM32_FUNCTION(15, "DCMI_D3 PSSI_D3 DCMIPP_D3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(106, "PG10"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOG10"), + STM32_FUNCTION(1, "TRACED8"), + STM32_FUNCTION(2, "HDP0"), + STM32_FUNCTION(6, "UART5_RX"), + STM32_FUNCTION(9, "TIM8_CH4N"), + STM32_FUNCTION(14, "LCD_G4"), + STM32_FUNCTION(15, "DCMI_D4 PSSI_D4 DCMIPP_D4"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(107, "PG11"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG11"), + STM32_FUNCTION(1, "TRACED9"), + STM32_FUNCTION(2, "HDP1"), + STM32_FUNCTION(8, "FDCAN1_TX"), + STM32_FUNCTION(9, "TIM8_CH4"), + STM32_FUNCTION(14, "LCD_G5"), + STM32_FUNCTION(15, "DCMI_D5 PSSI_D5 DCMIPP_D5"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(108, "PG12"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG12"), + STM32_FUNCTION(1, "TRACED10"), + STM32_FUNCTION(2, "HDP2"), + STM32_FUNCTION(8, "FDCAN1_RX"), + STM32_FUNCTION(9, "TIM8_CH1N"), + STM32_FUNCTION(14, "LCD_G6"), + STM32_FUNCTION(15, "DCMI_D6 PSSI_D6 DCMIPP_D6"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(109, "PG13"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOG13"), + STM32_FUNCTION(1, "TRACED11"), + STM32_FUNCTION(2, "HDP3"), + STM32_FUNCTION(9, "TIM8_CH2N"), + STM32_FUNCTION(10, "I2C1_SCL"), + STM32_FUNCTION(11, "I3C1_SCL"), + STM32_FUNCTION(14, "LCD_G7"), + STM32_FUNCTION(15, "DCMI_D7 PSSI_D7 DCMIPP_D7"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(110, "PG14"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOG14"), + STM32_FUNCTION(1, "TRACED12"), + STM32_FUNCTION(2, "HDP4"), + STM32_FUNCTION(7, "USART1_TX"), + STM32_FUNCTION(9, "TIM8_BKIN2"), + STM32_FUNCTION(14, "LCD_B1"), + STM32_FUNCTION(15, "DCMI_D9 PSSI_D9 DCMIPP_D9"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(111, "PG15"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOG15"), + STM32_FUNCTION(1, "TRACED13"), + STM32_FUNCTION(2, "HDP5"), + STM32_FUNCTION(4, "LPTIM1_CH2"), + STM32_FUNCTION(7, "USART1_RX"), + STM32_FUNCTION(9, "TIM8_ETR"), + STM32_FUNCTION(14, "LCD_B2"), + STM32_FUNCTION(15, "DCMI_D10 PSSI_D10 DCMIPP_D10"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(116, "PH4"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOH4"), + STM32_FUNCTION(1, "DBTRGI"), + STM32_FUNCTION(2, "DBTRGO"), + STM32_FUNCTION(7, "UART7_TX"), + STM32_FUNCTION(8, "TIM17_BKIN"), + STM32_FUNCTION(10, "TIM5_CH2"), + STM32_FUNCTION(11, "LCD_R0"), + STM32_FUNCTION(13, "USBH_HS_OVRCUR"), + STM32_FUNCTION(14, "ETH1_PTP_AUX_TS"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(117, "PH5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOH5"), + STM32_FUNCTION(1, "DBTRGO"), + STM32_FUNCTION(2, "DBTRGI"), + STM32_FUNCTION(5, "SAI2_FS_A"), + STM32_FUNCTION(8, "TIM2_CH1"), + STM32_FUNCTION(9, "UART7_RX"), + STM32_FUNCTION(11, "LCD_G1"), + STM32_FUNCTION(13, "USBH_HS_VBUSEN"), + STM32_FUNCTION(14, "ETH2_PTP_AUX_TS"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(119, "PH7"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOH7"), + STM32_FUNCTION(3, "SPI1_MOSI I2S1_SDO"), + STM32_FUNCTION(5, "UART4_TX"), + STM32_FUNCTION(7, "UART7_RTS"), + STM32_FUNCTION(8, "TIM17_CH1"), + STM32_FUNCTION(10, "TIM5_CH4"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(120, "PH8"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOH8"), + STM32_FUNCTION(3, "SPI1_MISO I2S1_SDI"), + STM32_FUNCTION(4, "SPDIFRX1_IN3"), + STM32_FUNCTION(5, "UART4_RX"), + STM32_FUNCTION(7, "UART7_CTS"), + STM32_FUNCTION(10, "TIM5_CH1"), + STM32_FUNCTION(11, "I2C3_SMBA"), + STM32_FUNCTION(12, "I2C2_SMBA"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(121, "PH9"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOH9"), + STM32_FUNCTION(4, "SPI6_NSS"), + STM32_FUNCTION(5, "SAI3_MCLK_A"), + STM32_FUNCTION(7, "USART6_RX"), + STM32_FUNCTION(8, "TIM15_CH1N"), + STM32_FUNCTION(11, "ETH1_RGMII_CLK125"), + STM32_FUNCTION(12, "ETH1_MII_RX_ER"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(122, "PH10"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOH10"), + STM32_FUNCTION(3, "SPI1_SCK I2S1_CK"), + STM32_FUNCTION(4, "SPI6_MOSI"), + STM32_FUNCTION(5, "SAI3_SCK_A"), + STM32_FUNCTION(8, "TIM15_CH1"), + STM32_FUNCTION(10, "ETH2_MDC"), + STM32_FUNCTION(11, "ETH1_MII_TXD2 ETH1_RGMII_TXD2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(123, "PH11"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOH11"), + STM32_FUNCTION(4, "SPI6_MISO"), + STM32_FUNCTION(5, "SAI3_FS_A"), + STM32_FUNCTION(8, "TIM15_CH2"), + STM32_FUNCTION(10, "ETH2_MDIO"), + STM32_FUNCTION(11, "ETH1_MII_TXD3 ETH1_RGMII_TXD3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(124, "PH12"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOH12"), + STM32_FUNCTION(3, "SPI3_NSS I2S3_WS"), + STM32_FUNCTION(4, "SPI6_MISO"), + STM32_FUNCTION(9, "TIM10_CH1"), + STM32_FUNCTION(11, "ETH1_MII_RXD2 ETH1_RGMII_RXD2"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(125, "PH13"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOH13"), + STM32_FUNCTION(3, "SPI3_SCK I2S3_CK"), + STM32_FUNCTION(4, "SPI6_MOSI"), + STM32_FUNCTION(8, "TIM15_BKIN"), + STM32_FUNCTION(9, "TIM11_CH1"), + STM32_FUNCTION(11, "ETH1_MII_RXD3 ETH1_RGMII_RXD3"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(128, "PI0"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOI0"), + STM32_FUNCTION(1, "TRACED14"), + STM32_FUNCTION(2, "HDP6"), + STM32_FUNCTION(4, "LPTIM1_IN1"), + STM32_FUNCTION(5, "SAI4_MCLK_B"), + STM32_FUNCTION(7, "USART1_CK"), + STM32_FUNCTION(9, "TIM8_BKIN"), + STM32_FUNCTION(14, "LCD_B3"), + STM32_FUNCTION(15, "DCMI_D11 PSSI_D11 DCMIPP_D11"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(129, "PI1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOI1"), + STM32_FUNCTION(1, "TRACED15"), + STM32_FUNCTION(2, "HDP7"), + STM32_FUNCTION(9, "TIM8_CH3N"), + STM32_FUNCTION(10, "I2C1_SDA"), + STM32_FUNCTION(11, "I3C1_SDA"), + STM32_FUNCTION(14, "LCD_B4"), + STM32_FUNCTION(15, "DCMI_D8 PSSI_D8 DCMIPP_D8"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(132, "PI4"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN) | BIT(STM32_PK= G_AO), + STM32_FUNCTION(0, "GPIOI4"), + STM32_FUNCTION(4, "LPTIM1_CH1"), + STM32_FUNCTION(5, "SAI4_FS_B"), + STM32_FUNCTION(9, "TIM8_CH3"), + STM32_FUNCTION(14, "LCD_B7"), + STM32_FUNCTION(15, "PSSI_D15 DCMIPP_D15"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(133, "PI5"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOI5"), + STM32_FUNCTION(3, "SPI5_MOSI"), + STM32_FUNCTION(4, "SPI1_MOSI I2S1_SDO"), + STM32_FUNCTION(6, "UART5_CTS"), + STM32_FUNCTION(9, "TIM5_CH2"), + STM32_FUNCTION(14, "LCD_DE"), + STM32_FUNCTION(15, "DCMI_D1 PSSI_D1 DCMIPP_D1"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(134, "PI6"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOI6"), + STM32_FUNCTION(2, "MCO1"), + STM32_FUNCTION(7, "USART3_TX"), + STM32_FUNCTION(8, "TIM2_ETR"), + STM32_FUNCTION(9, "TIM3_CH1"), + STM32_FUNCTION(14, "LCD_VSYNC"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(136, "PI8"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOI8"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), +}; + +static const struct stm32_desc_pin stm32mp215_z_pins[] =3D { + STM32_PIN_PKG( + PINCTRL_PIN(400, "PZ0"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOZ0"), + STM32_FUNCTION(3, "LPTIM3_IN1"), + STM32_FUNCTION(4, "SPI6_MOSI"), + STM32_FUNCTION(5, "TIM8_CH1"), + STM32_FUNCTION(7, "LPUART1_TX"), + STM32_FUNCTION(8, "LPTIM5_OUT"), + STM32_FUNCTION(9, "I2C3_SDA"), + STM32_FUNCTION(11, "LPTIM3_CH2"), + STM32_FUNCTION(12, "I3C3_SDA"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(401, "PZ1"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOZ1"), + STM32_FUNCTION(3, "LPTIM3_CH1"), + STM32_FUNCTION(4, "SPI6_MISO"), + STM32_FUNCTION(5, "TIM8_CH2"), + STM32_FUNCTION(7, "LPUART1_RX"), + STM32_FUNCTION(8, "LPTIM5_ETR"), + STM32_FUNCTION(9, "I2C3_SCL"), + STM32_FUNCTION(10, "I2C3_SMBA"), + STM32_FUNCTION(12, "I3C3_SCL"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), + STM32_PIN_PKG( + PINCTRL_PIN(403, "PZ3"), + BIT(STM32_PKG_AL) | BIT(STM32_PKG_AM) | BIT(STM32_PKG_AN), + STM32_FUNCTION(0, "GPIOZ3"), + STM32_FUNCTION(1, "DBTRGI"), + STM32_FUNCTION(2, "DBTRGO"), + STM32_FUNCTION(3, "LPTIM3_ETR"), + STM32_FUNCTION(4, "SPI6_NSS"), + STM32_FUNCTION(5, "MDF1_SDI3"), + STM32_FUNCTION(7, "LPUART1_CTS"), + STM32_FUNCTION(8, "LPTIM4_IN1"), + STM32_FUNCTION(9, "I2C3_SDA"), + STM32_FUNCTION(11, "LPTIM4_CH2"), + STM32_FUNCTION(12, "I3C3_SDA"), + STM32_FUNCTION(16, "EVENTOUT"), + STM32_FUNCTION(17, "ANALOG") + ), +}; + +static struct stm32_pinctrl_match_data stm32mp215_match_data =3D { + .pins =3D stm32mp215_pins, + .npins =3D ARRAY_SIZE(stm32mp215_pins), + .io_sync_control =3D true, + .secure_control =3D true, + .rif_control =3D true, +}; + +static struct stm32_pinctrl_match_data stm32mp215_z_match_data =3D { + .pins =3D stm32mp215_z_pins, + .npins =3D ARRAY_SIZE(stm32mp215_z_pins), + .io_sync_control =3D true, + .secure_control =3D true, + .rif_control =3D true, +}; + +static const struct of_device_id stm32mp215_pctrl_match[] =3D { + { + .compatible =3D "st,stm32mp215-pinctrl", + .data =3D &stm32mp215_match_data, + }, + { + .compatible =3D "st,stm32mp215-z-pinctrl", + .data =3D &stm32mp215_z_match_data, + }, + { } +}; +MODULE_DEVICE_TABLE(of, stm32mp215_pctrl_match); + +static const struct dev_pm_ops stm32_pinctrl_dev_pm_ops =3D { + SET_LATE_SYSTEM_SLEEP_PM_OPS(stm32_pinctrl_suspend, stm32_pinctrl_resume) +}; + +static struct platform_driver stm32mp215_pinctrl_driver =3D { + .probe =3D stm32_pctl_probe, + .driver =3D { + .name =3D "stm32mp215-pinctrl", + .of_match_table =3D stm32mp215_pctrl_match, + .pm =3D &stm32_pinctrl_dev_pm_ops, + }, +}; +module_platform_driver(stm32mp215_pinctrl_driver); + +MODULE_AUTHOR("Alexandre Torgue "); +MODULE_DESCRIPTION("STM32MP215 pinctrl driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EEA8336CDE7; Tue, 18 Nov 2025 16:20:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482828; cv=fail; b=KNnVBihfzjf1XuUu7fEColo3DqzeLkeIwNWHgSSbRV+75O7E+iFi1LQTaamft5ckzXydfnAlrn0Nd3kvu2IWtXx3aDG1WdXyPdI90lgC90h1xlyDjk2aYiTLiid+ZZIwWCdTnwqN7aNBdZk7OzBfflN1rYwuvxtbqnG/7wgv5Go= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482828; c=relaxed/simple; bh=ItylcoqJhKOg+0uaJS8iXNFLvygTUMy7eLFG3k8wTd0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=AltdSWDQpaUFn2MlgY4OZSIyQmJPKAnRgY2TI18Mr4S/tZb5Q2Gj+WB2cWcpLKJYU3KrGKCbKnSuWal4QaHGF8doA3Ue1q6E20Vb1LWXZb7fi+O8qjxrKl62U+d4AZJmWHtA9jpoOpW93gQc8Ypo/AiQjEMsIr/YKk/sueCdoCM= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=I1OQLFQw; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="I1OQLFQw" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIG2EN3076356; Tue, 18 Nov 2025 17:20:03 +0100 Received: from du2pr03cu002.outbound.protection.outlook.com (mail-northeuropeazon11011033.outbound.protection.outlook.com [52.101.65.33]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agrub8vfv-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 17:20:03 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=VaxzjBypaFqkWtSbxtkzqgOpNocI7lxjB8OtML7f3PY8W9m2QmgW9OBnMOaStXlbtGdXIOYcbtKmLswX8OLpd2Rp5FqEFTfNm+D4uGkA0NGBpb0ypjhnZSw8vnh4cd1vLnv1KGn/ivByOTs1fJ+Lbg4x2f9HylYVXAex4Tn6ZwF7OyO8LX1IsJxDMVJIG7ptZSMILcVL916Z2QkSAjisuTrUbOEEJ4R0iLYt1qnRRsWM+Qyxkx2+IB8CWYnqJEeAIVycRIy7O2XMrXbpjWAw7H7qwYpJrd9hN/7dIyMGlzZ/Ukp4TsROZm8SNKKNTKmNy27g78dIP7ZyQce9E44QlA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=LGFu3aVP3y/DJmhALtZ00kzlhkDj/MjNEEMPfByrEFc=; b=VUq97FsWNc7iLOD1OS/EkL2JRL7GHEP30I86ZCPsTd6R1NUi6D0bCPy2mtlWstAZBYEJTF5ZxFA4QdPL6LGkzzeq2G3TRokQag/0yGQJ53sDNTJWmsmsBtTr0bqM21I0KXDQwqWI8mplxgEbGGdTlYgzQJP2Ltpe6tWJ5DagHHxOMIZPEwGA644fvMqt68fkWXO2JvKfFaB0IIy2DVuYaehFjXP7hmUyqICE5S/WOSacIhsRSW/7DqorQiWxMncV4Y0keGx7eeDaYvwNlOBUoAN5Co2VX4R/1dA721XTskCYvh/+HqAwsxLEM+5gJetJpK6EdkIGKHJTDS4qYE6AVg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LGFu3aVP3y/DJmhALtZ00kzlhkDj/MjNEEMPfByrEFc=; b=I1OQLFQwp8pxtQr4bkZR0Xye3LdbqI3r4wnEAvAO5hBbey4gDIbqIkrP07eoDS3XUhiKRQT6zH7YuzR1HunAWKKksOBSpQRKfYAxx5oprFhn1+QhpEkOmTtoVGeaWtOKO67Mcrv6o5OBkvP9hz7Zd4c/zqs6LyyWKXadpwoeDWIgtTVocbxlrrN6z6rtYfBBIbg22vLL6ogiUVd+bPYO+crv52GpA1UN4RGuBBlgGJnGmm0GpchTvD/dRbdsrUZ1dSqXPZeahimXtRCOi+y2vPUv9U1z38N6lNDV/MUbEsgc3WFIAdlX5gO6VkX35QFuKuXayOkl+ZBq25eIsRiUYQ== Received: from DU2PR04CA0080.eurprd04.prod.outlook.com (2603:10a6:10:232::25) by AM8PR10MB4081.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:1ca::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.21; Tue, 18 Nov 2025 16:19:59 +0000 Received: from DB1PEPF0003922E.eurprd03.prod.outlook.com (2603:10a6:10:232:cafe::ac) by DU2PR04CA0080.outlook.office365.com (2603:10a6:10:232::25) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9343.10 via Frontend Transport; Tue, 18 Nov 2025 16:19:58 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DB1PEPF0003922E.mail.protection.outlook.com (10.167.8.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 16:19:58 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:04 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:49 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 09/15] dt-bindings: pinctrl: stm32: support for stm32mp215 and additional packages Date: Tue, 18 Nov 2025 17:19:30 +0100 Message-ID: <20251118161936.1085477-10-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF0003922E:EE_|AM8PR10MB4081:EE_ X-MS-Office365-Filtering-Correlation-Id: a89e71ed-2412-41c8-8b91-08de26be51b2 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|376014|1800799024|36860700013|82310400026|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?Qb0Uw+NObkEWCB6x9rPVtkU0/SiWRbb+xfXKGsEsWvaFKOKhidY97ZX+F5mH?= =?us-ascii?Q?epeM9YH9vmH0AtVyeAmHMIkYvkTp2u9KsIdcdCSwBeRK1pLsgA9XhaNF319v?= =?us-ascii?Q?NeqZF6dZJb92yS3SwRLEDhUL0c8XLqn3Q46BYQv/EmnN+nyoKUZFsfPvXgtW?= =?us-ascii?Q?t3e33kgrv0KXTdgRc6kXwXJ4avjodLkZNjbFhMIjvwS/lbXESQGplRWA7qvB?= =?us-ascii?Q?wxqarFNcaz1nH9bbF3SE1ifUXK/uJrfkcNl/WOoLQkgZJzI4c4oE3eFQNNtm?= =?us-ascii?Q?pkhcQFODrxFhLe3m9WNV1NfuyTwMX01YcIc6XdFHN1nCDr4j6n5u7wRCTPiF?= =?us-ascii?Q?lmubc4GZ4RQU9WzJY5TX15wNK6eNdvFOopxetivvNeDknMJCoINcKZ5QlFWK?= =?us-ascii?Q?EEfoZnTvTz6HaWKsi0Hm1dGU1f6RnlXCScvm/wDtaNF/9oOXIcz+QkVnyS5v?= =?us-ascii?Q?DpBPfOkbom0gZ4PLHaWE8Necsta0h+04O3fUIW+6Yo9L5+Q5T7YfJJ7p0V3r?= =?us-ascii?Q?mRuI1pXCewIdn4nG8YxWm8TshsE15TecPna+8oyfTRDj2ye+0G/bF0jUaR35?= =?us-ascii?Q?sD07VfvUXG/OCd7417HcrWDHEwGQT3+tkzN8P56OgF8RYiGoxfp7GWpVcAUY?= =?us-ascii?Q?/K85ZiEGxWVtpxhPAskJT1o9q6gZHjHga9OHH/aJT3xw82MPMsxXidJ18zzG?= =?us-ascii?Q?bo5HYfT2K4sbSbv9EYXpm/4wDv5JlMxfP0dnY63VyT5A0VTCWUGlBYj5sW+w?= =?us-ascii?Q?MSokwOr+xnmiAg730Nf/AsHR810gkS/7j9flRAC3gKzYgEm/PE0K8ejYgDuu?= =?us-ascii?Q?8prlddmqN/lAi/w1fIvScoeFu+i73LP7rmeifJZzrTFJv2vMvuiYG8Lqxkvg?= =?us-ascii?Q?Ow6Q09R3Kz/f4Xosni+FtmE1BpJ3IW2WoYDDb4kS4/pY+0nGEML5RVZZ5yw4?= =?us-ascii?Q?jeaMGidMHnSGiZhzUWH4La7C30fH3tRc0g5Le27lYvVbLrjjBtSBRMvTfzDT?= =?us-ascii?Q?sTetETW3R6S6USIDR2gK7rPzgJaMsy2r+PXwZZq6F/wmNvE9pZpX/Uev2Ciw?= =?us-ascii?Q?3aCO/l/jASlbYXneXXYthcUAQVDZIGyHKl/C5PqVSQE4F9g88hyiz5HJS7tt?= =?us-ascii?Q?3kEFUTV319L4pq8n8oWawyAvD5KBH1oebsbrVz+aRtMcCIVOdOWVDj5v3WmI?= =?us-ascii?Q?E+vnh2Q+bfuxI5crGWZ5JUdPma4NhEs2hX4u0fypV/+Hhm+zY4SYUBsGooxN?= =?us-ascii?Q?smToaQptd5Esym/cnERLM1yX6XMKluw5/11gnjdDmSRcew0Wr+ntPiYOjcf5?= =?us-ascii?Q?VmVh9Xu3R+Jz/IO4jj+ByxhTA6imYpZxMTOqWcmtUpbWHWRCsO0V4+/qtPJo?= =?us-ascii?Q?6ZD/K3zoY4KJLXVxr2OQ7AqrKOlIX/TAojVezqZ33uxPjKTRV81d1caQR66K?= =?us-ascii?Q?Os5BqlEy9XYAFv5vXJR48PUqIQNYwX1M59V2xWu/YJcRQOgLsk8MgyZAnsyc?= =?us-ascii?Q?qfT1nHbaeCqz6QYceGEOXnRmA1kM8ZJEmqP5ypH+gqgK1TV3uc8QNtxcTjUF?= =?us-ascii?Q?He2VFAHqkPoDv2CJ2pmBGNGGPZS1AahYBaTh2jO6?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(7416014)(376014)(1800799024)(36860700013)(82310400026)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 16:19:58.8304 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a89e71ed-2412-41c8-8b91-08de26be51b2 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF0003922E.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8PR10MB4081 X-Authority-Analysis: v=2.4 cv=LKBrgZW9 c=1 sm=1 tr=0 ts=691c9cb3 cx=c_pps a=pBObNCbZZWdCwjyidvzzAA==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=xqCuHB6n_14x41okXgkA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: FJjvuSSzbbM_5SvaGzn8biiS4WPCI6nP X-Proofpoint-GUID: FJjvuSSzbbM_5SvaGzn8biiS4WPCI6nP X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzMSBTYWx0ZWRfX015kZWjqsk/n XTUO1drEBRHhErlGXSG/9CeUlDrrAnjjRp05XIiD4vRNzNJ9uvSvoXqMq85mZxa3m6Q3JcdhhLO /T77LnOOinRnJv/lrJ4f4mauaHzqqquPmrFQULhnl1MIyJ9/2Jn2S3UGSXOhub/LWp6ZU7H6QEM 1ZxT81l1j7iaf8z4dnQv4XRA57tNzIXjMYbYDGA1HqPUfdDJ5DGW6uBBGefPJd3YAwsdeR6TPYU eYXtrPH6ziGnRMm9G3xv/41HkuUU2JAmglSumNz2U2gFTnO19aNb3mioOChX7FLkVkXGhug+jh4 yfevqyff1sdwh+6+e2vT/WCHVE9nzEZ92LHi7UF25INtx9P7lsuKlRJNHQiTVLNUa0KiGxDfUnh +Vq2NnjBuf4KjZQ2D/OC6E/BZ0HiEg== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 adultscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 impostorscore=0 bulkscore=0 spamscore=0 clxscore=1015 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180131 Content-Type: text/plain; charset="utf-8" From: Amelie Delaunay Add support for st,stm32mp215-pinctrl and st,stm32mp215-z-pinctrl. Add packages AM, AN and AO. Signed-off-by: Amelie Delaunay Signed-off-by: Antonio Borneo --- .../devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yam= l b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml index 27e1efee13481..3bd1ecbcdbe50 100644 --- a/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/st,stm32-pinctrl.yaml @@ -27,6 +27,8 @@ properties: - st,stm32mp135-pinctrl - st,stm32mp157-pinctrl - st,stm32mp157-z-pinctrl + - st,stm32mp215-pinctrl + - st,stm32mp215-z-pinctrl - st,stm32mp257-pinctrl - st,stm32mp257-z-pinctrl =20 @@ -72,6 +74,9 @@ properties: - AJ - AK - AL + - AM + - AN + - AO =20 patternProperties: '^gpio@[0-9a-f]*$': @@ -276,6 +281,8 @@ allOf: compatible: contains: enum: + - st,stm32mp215-pinctrl + - st,stm32mp215-z-pinctrl - st,stm32mp257-pinctrl - st,stm32mp257-z-pinctrl then: --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A737F36CE1F; Tue, 18 Nov 2025 17:05:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485555; cv=fail; b=L/J4g4+xHAlDN8k+xsuR2/BmH1QL4Q0e4EEoea6wYdYCJVwCwy/BA5ELylaSQBuMRXzrmysNOJGLWQV3Sv9Dd9YAB5vj8vlmnbqJMFH3tO+L85mPcqJi1qSOziSLkN5Q1C/bW+c/CdPKX20HMgasrL+poWD8fzhJhMsW5IIvrWk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485555; c=relaxed/simple; bh=GRqoWdiq4Mc0ZR7Ry9FRCdfm4oehtvW+JHJ023tWQss=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=e/2SoIDzjHunvia6X+OILjK4ZRhc+e0IE6z/5bi/G9FlKCjIQfLqtWyV4XRYoJZp0BkOTaUNMCBnmBZw+fAvR9YLykwXq1M9nTUeVYdx0poOt8g774/ejDDm3SZDkdm/09D7EvJZTNpvIy/kyLPNskLBx8HTr07l97oy8rwt3JA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=B88HV+q8; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="B88HV+q8" Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGtDgk191119; Tue, 18 Nov 2025 18:05:17 +0100 Received: from as8pr04cu009.outbound.protection.outlook.com (mail-westeuropeazon11011058.outbound.protection.outlook.com [52.101.70.58]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agvrb0119-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 18:05:16 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=bLu94JXYET3DphDjYny4oBE1/3P9tJ+kxjtQ5dTU4Rm2g2KOgsGzB1QBymCDCzh44aOXoRTwThEKo6u3otQKBlf9kNhZkNviVj+Z+1p4MWCkL8lDEaK9f7v5cr4jUaQRtMrvR017wrn2ITcAyANZfwDCtr0xwcBZNlLwoMp4ePiDq+mODby2+6CtgOjwXsQXpRa8WETVtJoaSJPgV7ngsEVGZOmZd5opN24Ytwi+5hv0kZj+7fhLrp59dsMSIeZDO+3MgXEIjL8+EFQ4BTSD3dPfFcodmEdZ5hentC+W2hzNUTnz5byC+1Dt1/N3OnuVLwrzBpDmn+o63ETNUEQe6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1qkEfV4rEwK30qTUZkhKk3fWdeeBQLADwrk4MKe+a+w=; b=nNU6Wpm0CQd0kCX4kiGwmLL6jPQ7LxyK9qbBjfvGd6jMVkzEneLe4XpgPB0v7OSQish5dbogWE/PLzHtDsrLmvygPZEypYcG9Csxa7P4Pm/IvedEm+QPgi7vjM3twmGsiXt4ydUJM2eoGBAsNXSPo1ThbH+tofMMLtCouKYg6N0RY1ezmQevlGSuu3N31DFQPkkT0TZg0m9uoX9ghaBAcLkWViKnsfX/H4eQaL4YUcZ1y53OwgcA+/OHz8W39VuMlFqgVgp2qoGf9wCcrmql+I2LHEjQb8Hy6TAatRRsixr0VbryanN6aTOKSK+rnT+24cyJELdwDz0A6T/2mESr6A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1qkEfV4rEwK30qTUZkhKk3fWdeeBQLADwrk4MKe+a+w=; b=B88HV+q8eWjIsaNd+Iv8pJu02bYa9Y8Rohs6QWDUGrYjd9Pnz3S6P1r7k1RMVmWNms6FdxGt10am7Lv1a5FWq4nWGaV7o1jh50xnl3/9I/81paIP1bd4IIP9MfkrhelBFD2ecUS8uvpgV8e3YH0MDehQqIvrUh794HxLli071XdHW2l36baB4QEcgEPUSIcblckTR7JJcVnJvnZHkeYJrmR9wAwX4OiW0zVWsm5ywyv6SelI84tGMWpQQ6oHDXp0ybarT4LhPgwDNRTfESD3x8CEH6jAzAQ6UAkfMCERWlOpmzyImuAVLAWw7BVNK/enuaTvsnp9WQ++n6ED8PneHg== Received: from AS9PR05CA0353.eurprd05.prod.outlook.com (2603:10a6:20b:490::13) by PAWPR10MB6880.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:102:33d::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.16; Tue, 18 Nov 2025 17:05:13 +0000 Received: from AMS1EPF00000045.eurprd04.prod.outlook.com (2603:10a6:20b:490:cafe::64) by AS9PR05CA0353.outlook.office365.com (2603:10a6:20b:490::13) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.23 via Frontend Transport; Tue, 18 Nov 2025 17:05:13 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS1EPF00000045.mail.protection.outlook.com (10.167.16.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 17:05:13 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:15 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:50 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 10/15] arm64: dts: st: introduce stm32mp21 pinctrl files Date: Tue, 18 Nov 2025 17:19:31 +0100 Message-ID: <20251118161936.1085477-11-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF00000045:EE_|PAWPR10MB6880:EE_ X-MS-Office365-Filtering-Correlation-Id: f81e87d2-7d39-4c2e-869d-08de26c4a3ab X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|7416014|376014|1800799024|36860700013|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?QJQkAhyqDSWOZMXe7Q7igwpPbO3wO0WwBid47nu7ZpLyv/Zb7ZmggDDhTDL+?= =?us-ascii?Q?sDskUluGY6SRxIxoMUjI4SQKFUlDOVM1DfapqoE/9sX7upk5AcANLnZ1JaM6?= =?us-ascii?Q?XuIPHi5smT/idCkYiOTCH/D6RMUcF6x4g9dm8S+/3hAfL3UgdPAL5k6YF+q7?= =?us-ascii?Q?cuVPZXVZu19JYYGxem7vAh1L+AfTTid2i3j5mAL5qG5bf8blmIAEC+dA3zsh?= =?us-ascii?Q?2LmEiuxW2/CIGABBgIKci8zIYEoPkH1W0clqEKZyKxackx5b7U4csENTgJWe?= =?us-ascii?Q?WbKut/6Gz0B34+OxwOZrDztpmyy8U4dAlCz72AG7OQufao8aehknpmt0uL/r?= =?us-ascii?Q?6xdJvrf3YfdkSaUm9vLGmPwzlSKw5VP1+B3RSSjVD/4HZ7epq3yjTvucy91k?= =?us-ascii?Q?QA4/7MJEwbq2AkRUe5h9m7EyNQPnCoKdIlJ4DqAIAzjMYHwtFkv4Z8XlEJ6A?= =?us-ascii?Q?gxNtlRQCQRtyV1Ik7kKB7o0uP9p6oclkw73QaI/hjFpOB1fQSYWIFeyIId6L?= =?us-ascii?Q?EZiLyzWDxDNP5eEIFdmilq5Ust7nWV5Mn9jErWCaTZsuSRqqXmpl1uble8bR?= =?us-ascii?Q?sX9PLq6a/z8qQeasMs9RKTz1WiFnQb8wreAeyK/5hizjKe2CGxttfDCQIupR?= =?us-ascii?Q?P1gpmtmL4auFXJ8PE8WeKfZXTV3eLJzXI56/R8b9+naRHCQdSK5E6mu8kj7j?= =?us-ascii?Q?FsTnlC9/8G+NNja4R7/AV0vcgQWkR5tPJPDdLhK9VPG3kfRJGwOWMJzuGFKz?= =?us-ascii?Q?uHzFE78L3hFxu+t9wOUS2o9nyxQ8qQykPBZv5WXiKyMq1TEAwSNOd4TobUAz?= =?us-ascii?Q?gKulGqe7ouvZxf2CAfRC53RP/RzX5ik+XkypyAdfPbEkJq+cgnpmSfpvOb9P?= =?us-ascii?Q?2hb4SrZicvKLrrHj7cYn6eNqiv02tt7G2N1GsyY1gfArLMwIJcWIpFwP4Jzv?= =?us-ascii?Q?mg5X8RoGP+HxvYtoakJ5H/h3T1dJoAfdVZ8w7w5Bjze3rHZbFwS6rapSY6WM?= =?us-ascii?Q?NVbl00w8nOfTZFQPqInxw1DuUlWMBUOAJj7qoacNY9Ju0TYvc5xurPGxugkR?= =?us-ascii?Q?MsKUX6QxOqXvfnqk6wNmnrRv65my1WfdC1uAkR1OXAmXNkFalp7U1tuiGCZJ?= =?us-ascii?Q?UqwdNuaKaDmPHlDZi88meO0/3Ym3fj1VhJ+MS4maE3y9vB1AC8gGFNYhl7l2?= =?us-ascii?Q?IqIzWjxqAerKvcawjmyhJTFc7dtqwyZ8nxUPMjaBBzIB2PZKvRzx9uyJdH9t?= =?us-ascii?Q?xdO1PUJtN8mhYtm8AYOJ5hfG1u1TDtifb1tEXGUmrOCmgEnNz7F3RAIZxItc?= =?us-ascii?Q?XZ2xm0e4srMvuZi4toWlr3HGCirYkwJjyS+pdtDG9l7pVn3IHwjpDxUdntO4?= =?us-ascii?Q?4px74UQZI40t9EFfE6Z6qkxgPSrUFkw2Aqdiv+NCLzk8fCZoXZYwRDFf+Aiu?= =?us-ascii?Q?BrWRtrdVG39ltHawdsKJpA52hpUw11noF+V+YJCFrWOOXePbYE+TwrAXTyfC?= =?us-ascii?Q?4fXlUo0e4i7/mi1Z/7G2+DK9mKfFOLyXbjO6WBQZHe/gxnVbnIu3ckqhXTTl?= =?us-ascii?Q?QNoYljsU0MqwI4NjgoCX1MC7M4rEReColrxquR6Q?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(7416014)(376014)(1800799024)(36860700013)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 17:05:13.3694 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f81e87d2-7d39-4c2e-869d-08de26c4a3ab X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000045.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAWPR10MB6880 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzOCBTYWx0ZWRfX1/Um3JHvLB32 1l6KxjceGv5UFoYeCmeM9f+bTWrqFzQeS//GrYB2U8USmTMmdiEPm/CCExGPijx0c3yIkP3R4Jp KEfd1CIVelAYc9r644dLH0CiKljbVV+Y9Vb9CifuBP1BcW4eP/daTFsLL6JFhpAyCjb15oTSIlR bzfIrdfyOrG0xvRWJcfdEKOgNWkldlMICw5bPCLPDfmjIca0Z9zeHrgsQnHD6EpOak98yLSF0hD 7ZkflY1lvP/w/gjC/SEe5hSbPPk+qa5uLhP/V3XR6qcigql4QzR1zArjgZUnZNiOIZfq5N5OuDh cIsgu18pDPRsFdxkOWzoeV3eFSzv3PcwDQ7b1SxnKRHn7p4tqSHEu2lJzIppRXJqNV4JgABQI7N 1hYVvBSuyNJkVl/NrvydEPRL4BlEqw== X-Authority-Analysis: v=2.4 cv=SaL6t/Ru c=1 sm=1 tr=0 ts=691ca74c cx=c_pps a=RyyIEAsz3HJQHbvHKsAcJw==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=ZLbOOgSRx9BD0f6wEaYA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: 9fjgseALNQ6PChX1KKd4v_qVwzfgc5wR X-Proofpoint-ORIG-GUID: 9fjgseALNQ6PChX1KKd4v_qVwzfgc5wR X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 suspectscore=0 adultscore=0 malwarescore=0 clxscore=1015 impostorscore=0 lowpriorityscore=0 spamscore=0 priorityscore=1501 bulkscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180138 Content-Type: text/plain; charset="utf-8" From: Amelie Delaunay Four packages exist for stm32mp21 dies. As ball-out is different between them, this patch cover those differences by introducing dedicated pinctrl dtsi files. Each dtsi pinctrl package file describes the package ball-out through gpio-ranges. Available packages are: STM32MP21xxAL: 10*10 VFBGA361 / 123 GPIOs STM32MP21xxAM: 14*14 VFBGA289 / 123 GPIOs STM32MP21xxAN: 11*11 VFBGA273 / 123 GPIOs STM32MP21xxAO: 8*8 VFBGA225 / 98 GPIOs It includes also the common file used for pin groups definition. Signed-off-by: Amelie Delaunay Signed-off-by: Antonio Borneo --- arch/arm64/boot/dts/st/stm32mp21-pinctrl.dtsi | 6 ++ .../boot/dts/st/stm32mp21xxal-pinctrl.dtsi | 71 +++++++++++++++++++ .../boot/dts/st/stm32mp21xxam-pinctrl.dtsi | 71 +++++++++++++++++++ .../boot/dts/st/stm32mp21xxan-pinctrl.dtsi | 71 +++++++++++++++++++ .../boot/dts/st/stm32mp21xxao-pinctrl.dtsi | 63 ++++++++++++++++ 5 files changed, 282 insertions(+) create mode 100644 arch/arm64/boot/dts/st/stm32mp21-pinctrl.dtsi create mode 100644 arch/arm64/boot/dts/st/stm32mp21xxal-pinctrl.dtsi create mode 100644 arch/arm64/boot/dts/st/stm32mp21xxam-pinctrl.dtsi create mode 100644 arch/arm64/boot/dts/st/stm32mp21xxan-pinctrl.dtsi create mode 100644 arch/arm64/boot/dts/st/stm32mp21xxao-pinctrl.dtsi diff --git a/arch/arm64/boot/dts/st/stm32mp21-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp21-pinctrl.dtsi new file mode 100644 index 0000000000000..7e9b74f3d9d96 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp21-pinctrl.dtsi @@ -0,0 +1,6 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) +/* + * Copyright (C) 2024-2025, STMicroelectronics - All Rights Reserved + * Author: Amelie Delaunay for STMicroelectr= onics. + */ +#include diff --git a/arch/arm64/boot/dts/st/stm32mp21xxal-pinctrl.dtsi b/arch/arm64= /boot/dts/st/stm32mp21xxal-pinctrl.dtsi new file mode 100644 index 0000000000000..7acf8a7e40e62 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp21xxal-pinctrl.dtsi @@ -0,0 +1,71 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2024-2025 - All Rights Reserved + * Author: Amelie Delaunay for STMicroelectr= onics. + */ + +&pinctrl { + st,package =3D "AL"; + + gpioa: gpio@44240000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 0 16>; + status =3D "okay"; + }; + + gpiob: gpio@44250000 { + ngpios =3D <13>; + gpio-ranges =3D <&pinctrl 1 17 3>, <&pinctrl 5 21 3>, <&pinctrl 9 25 7>; + status =3D "okay"; + }; + + gpioc: gpio@44260000 { + ngpios =3D <14>; + gpio-ranges =3D <&pinctrl 0 32 14>; + status =3D "okay"; + }; + + gpiod: gpio@44270000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 48 16>; + status =3D "okay"; + }; + + gpioe: gpio@44280000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 64 16>; + status =3D "okay"; + }; + + gpiof: gpio@44290000 { + ngpios =3D <15>; + gpio-ranges =3D <&pinctrl 0 80 14>, <&pinctrl 15 95 1>; + status =3D "okay"; + }; + + gpiog: gpio@442a0000 { + ngpios =3D <15>; + gpio-ranges =3D <&pinctrl 0 96 6>, <&pinctrl 7 103 9>; + status =3D "okay"; + }; + + gpioh: gpio@442b0000 { + ngpios =3D <9>; + gpio-ranges =3D <&pinctrl 4 116 2>, <&pinctrl 7 119 7>; + status =3D "okay"; + }; + + gpioi: gpio@442c0000 { + ngpios =3D <6>; + gpio-ranges =3D <&pinctrl 0 128 2>, <&pinctrl 4 132 3>, <&pinctrl 8 136 = 1>; + status =3D "okay"; + }; +}; + +&pinctrl_z { + gpioz: gpio@46200000 { + ngpios =3D <3>; + gpio-ranges =3D <&pinctrl_z 0 400 2>, <&pinctrl_z 3 403 1>; + status =3D "okay"; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp21xxam-pinctrl.dtsi b/arch/arm64= /boot/dts/st/stm32mp21xxam-pinctrl.dtsi new file mode 100644 index 0000000000000..2e66028f50a6c --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp21xxam-pinctrl.dtsi @@ -0,0 +1,71 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2024-2025 - All Rights Reserved + * Author: Amelie Delaunay for STMicroelectr= onics. + */ + +&pinctrl { + st,package =3D "AM"; + + gpioa: gpio@44240000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 0 16>; + status =3D "okay"; + }; + + gpiob: gpio@44250000 { + ngpios =3D <13>; + gpio-ranges =3D <&pinctrl 1 17 3>, <&pinctrl 5 21 3>, <&pinctrl 9 25 7>; + status =3D "okay"; + }; + + gpioc: gpio@44260000 { + ngpios =3D <14>; + gpio-ranges =3D <&pinctrl 0 32 14>; + status =3D "okay"; + }; + + gpiod: gpio@44270000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 48 16>; + status =3D "okay"; + }; + + gpioe: gpio@44280000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 64 16>; + status =3D "okay"; + }; + + gpiof: gpio@44290000 { + ngpios =3D <15>; + gpio-ranges =3D <&pinctrl 0 80 14>, <&pinctrl 15 95 1>; + status =3D "okay"; + }; + + gpiog: gpio@442a0000 { + ngpios =3D <15>; + gpio-ranges =3D <&pinctrl 0 96 6>, <&pinctrl 7 103 9>; + status =3D "okay"; + }; + + gpioh: gpio@442b0000 { + ngpios =3D <9>; + gpio-ranges =3D <&pinctrl 4 116 2>, <&pinctrl 7 119 7>; + status =3D "okay"; + }; + + gpioi: gpio@442c0000 { + ngpios =3D <6>; + gpio-ranges =3D <&pinctrl 0 128 2>, <&pinctrl 4 132 3>, <&pinctrl 8 136 = 1>; + status =3D "okay"; + }; +}; + +&pinctrl_z { + gpioz: gpio@46200000 { + ngpios =3D <3>; + gpio-ranges =3D <&pinctrl_z 0 400 2>, <&pinctrl_z 3 403 1>; + status =3D "okay"; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp21xxan-pinctrl.dtsi b/arch/arm64= /boot/dts/st/stm32mp21xxan-pinctrl.dtsi new file mode 100644 index 0000000000000..0e48f411262f1 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp21xxan-pinctrl.dtsi @@ -0,0 +1,71 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2024-2025 - All Rights Reserved + * Author: Amelie Delaunay for STMicroelectr= onics. + */ + +&pinctrl { + st,package =3D "AN"; + + gpioa: gpio@44240000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 0 16>; + status =3D "okay"; + }; + + gpiob: gpio@44250000 { + ngpios =3D <13>; + gpio-ranges =3D <&pinctrl 1 17 3>, <&pinctrl 5 21 3>, <&pinctrl 9 25 7>; + status =3D "okay"; + }; + + gpioc: gpio@44260000 { + ngpios =3D <14>; + gpio-ranges =3D <&pinctrl 0 32 14>; + status =3D "okay"; + }; + + gpiod: gpio@44270000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 48 16>; + status =3D "okay"; + }; + + gpioe: gpio@44280000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 64 16>; + status =3D "okay"; + }; + + gpiof: gpio@44290000 { + ngpios =3D <15>; + gpio-ranges =3D <&pinctrl 0 80 14>, <&pinctrl 15 95 1>; + status =3D "okay"; + }; + + gpiog: gpio@442a0000 { + ngpios =3D <15>; + gpio-ranges =3D <&pinctrl 0 96 6>, <&pinctrl 7 103 9>; + status =3D "okay"; + }; + + gpioh: gpio@442b0000 { + ngpios =3D <9>; + gpio-ranges =3D <&pinctrl 4 116 2>, <&pinctrl 7 119 7>; + status =3D "okay"; + }; + + gpioi: gpio@442c0000 { + ngpios =3D <6>; + gpio-ranges =3D <&pinctrl 0 128 2>, <&pinctrl 4 132 3>, <&pinctrl 8 136 = 1>; + status =3D "okay"; + }; +}; + +&pinctrl_z { + gpioz: gpio@46200000 { + ngpios =3D <3>; + gpio-ranges =3D <&pinctrl_z 0 400 2>, <&pinctrl_z 3 403 1>; + status =3D "okay"; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp21xxao-pinctrl.dtsi b/arch/arm64= /boot/dts/st/stm32mp21xxao-pinctrl.dtsi new file mode 100644 index 0000000000000..0c4ed4a6d6401 --- /dev/null +++ b/arch/arm64/boot/dts/st/stm32mp21xxao-pinctrl.dtsi @@ -0,0 +1,63 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) +/* + * Copyright (C) STMicroelectronics 2024-2025 - All Rights Reserved + * Author: Amelie Delaunay for STMicroelectr= onics. + */ + +&pinctrl { + st,package =3D "AO"; + + gpioa: gpio@44240000 { + ngpios =3D <15>; + gpio-ranges =3D <&pinctrl 0 0 12>, <&pinctrl 13 13 3>; + status =3D "okay"; + }; + + gpiob: gpio@44250000 { + ngpios =3D <5>; + gpio-ranges =3D <&pinctrl 11 27 5>; + status =3D "okay"; + }; + + gpioc: gpio@44260000 { + ngpios =3D <14>; + gpio-ranges =3D <&pinctrl 0 32 14>; + status =3D "okay"; + }; + + gpiod: gpio@44270000 { + ngpios =3D <16>; + gpio-ranges =3D <&pinctrl 0 48 16>; + status =3D "okay"; + }; + + gpioe: gpio@44280000 { + ngpios =3D <14>; + gpio-ranges =3D <&pinctrl 0 64 10>, <&pinctrl 11 75 3>, <&pinctrl 15 79 = 1>; + status =3D "okay"; + }; + + gpiof: gpio@44290000 { + ngpios =3D <15>; + gpio-ranges =3D <&pinctrl 0 80 14>, <&pinctrl 15 95 1>; + status =3D "okay"; + }; + + gpiog: gpio@442a0000 { + ngpios =3D <9>; + gpio-ranges =3D <&pinctrl 0 96 6>, <&pinctrl 7 103 1>, <&pinctrl 11 107 = 2>; + status =3D "okay"; + }; + + gpioh: gpio@442b0000 { + ngpios =3D <7>; + gpio-ranges =3D <&pinctrl 4 116 2>, <&pinctrl 9 121 5>; + status =3D "okay"; + }; + + gpioi: gpio@442c0000 { + ngpios =3D <3>; + gpio-ranges =3D <&pinctrl 0 128 2>, <&pinctrl 4 132 1>; + status =3D "okay"; + }; +}; --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 35B5336CDE5; Tue, 18 Nov 2025 16:20:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482830; cv=fail; b=ei3adiIJBfJLA5vrU/3nAT33b7sfNqg6NQHzQipd2oR0MumUoRjvnyxrIWivlWkk6nEE2jt+v8jzmGwdaQ0OhZupqf9SvJqyfEq8NPNUw3RBTsqEhw4/Kd4FH35abgAMA06QZrE+8yhY0VJz3KK8cIya0BzSz5CRs7emvhyNZl4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482830; c=relaxed/simple; bh=wbAZfs4A6aF0Tl/9yirNaZq0vog0UooWbecUMqbKtJQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Sr2BB/NVzcAtoCHLwOV8WyylNNyKJslxiKpeJw+8drVmFSc2ftjFFXOuSEdVgS3JwmJFZ7r8QGqrSh6DpqoJLgaoYyvfae0hJyBgXWCGLAI94eOxPiGiMW/rxRbXAlYpdRDmQHvj2zFcb6bUly+fQM+Hz0guFyfc9igBLBf5Ybk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=H+xJZCau; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="H+xJZCau" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIG5gBh083289; Tue, 18 Nov 2025 17:20:01 +0100 Received: from mrwpr03cu001.outbound.protection.outlook.com (mail-francesouthazon11011050.outbound.protection.outlook.com [40.107.130.50]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agrub8vfp-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 17:20:01 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ikNhiQnvSZW864Afogw3a8abg0eIvaXc5ecrsuspGV0PPbIuyJn8McColJ0TvMTIfPFOMwFhph2qthn/N2px1MmHf3rnNXz2tDFc5/8QkHM4S1tSYKQixaUE7QdVYC/ai5L8oUcnBT2dJlQxrV0Vmdu/lra3RerY8xcW0ppTZ13+1FAkz2h7LfOygnEV43rfbIhGm55I4UK+rTEbRI7+i9+JK25U0O2OAUdlryucOqeR1gWtrjXRNCrg3wp1PslKZ5mJLnlC16+ERvK7zoQq8lp7ehbj7mv1/vx3/OTJKaBqthrdFl1wPV8FZpNCwaXSde761R1KrEoGHn5EfghM/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6GLIcFyx9EhIETWM64wPPTQl/MMkvmKG/BPvLBEq16M=; b=jJnRJ00W4V81kd1of+f/LRcmd3TAAK9qAQCWucuKdoU/PIrrbAFu/w7jFa9gj6Pr0D+z/UImoCAepVB7LDAiBQexaDDvClfYMCo+Z+3E8HKpXScUS+4G9vtVYoms4QO5trd13Y2iR6mlfjMvoKEXnMpjGrE9HMoZFPql80YXKrzE5N2AC2ZHfn8VrEaoNBstUCDNwwtFAsGPoaJg80w2QqD8W7wYyRKF/YFM/Gms3jlUzfldbUvawO0/FaZe37Nr7VeUX2YRQsvVQaEhY/dNtEnMMhOM1talIAREM6ZCpScxd0qvxVH4KII4l9NVsDro8NfW+3oYfwrjCu0ysKb7LA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6GLIcFyx9EhIETWM64wPPTQl/MMkvmKG/BPvLBEq16M=; b=H+xJZCauHxAvnhSEl0+e6ITo9OQe+iNaQrXPMWEV8EKltdN+53atWjPPL+5PHnBqdM4JuXbcb0NIRaiz45H97cQ5rFrX+gioMo0TfSOV8zrqPQi66U4CgWyvbAL599oONYjqfkzu00LMal1q5QgQ2cPI8QA2RlOEM5Mu5qpoUgE3AOZcVvCy6I+wKawXXX9A/h1NmN5LUoEI8Vj+usd9ZmTysqOq+J2brxvs+IrCFT9uYUnwr3sCh30GUU70Mpl4mSGgNzt2GAdTlQqgu7lMcwiVal5BnD+szyThj5lCwRunfH+gRTl4eP1/MGoO05igoGF1vHizbsIUL9Nw+9HpoA== Received: from DU2PR04CA0078.eurprd04.prod.outlook.com (2603:10a6:10:232::23) by DB8PR10MB3546.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:13f::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 16:19:59 +0000 Received: from DB1PEPF0003922E.eurprd03.prod.outlook.com (2603:10a6:10:232:cafe::4a) by DU2PR04CA0078.outlook.office365.com (2603:10a6:10:232::23) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 16:19:56 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DB1PEPF0003922E.mail.protection.outlook.com (10.167.8.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 16:19:59 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:05 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:50 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 11/15] arm64: dts: st: add interrupt to optee node on stm32mp21 Date: Tue, 18 Nov 2025 17:19:32 +0100 Message-ID: <20251118161936.1085477-12-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF0003922E:EE_|DB8PR10MB3546:EE_ X-MS-Office365-Filtering-Correlation-Id: ed8438ab-0878-4e1c-84f0-08de26be51fc X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|36860700013|7416014|376014|1800799024|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?3QEBNh18Z3LgwvJUwKoqo/ODMjPcqlJ8qjWIm6vQZxBZzx849IzpkH7xoU3H?= =?us-ascii?Q?dQG61LR/zIkz8X6ZxG2bzuMlEwj30WGdU+oQ67yaoSkXZHTf/cQNWqTQFKrM?= =?us-ascii?Q?gG+d1G4krkDmzeBFnAtwCexPaba1Hh2Usylvbm+TJH0B6klJdIX1gqNgvD1S?= =?us-ascii?Q?P0UC45+PkF1WDXfaC3mltqdRjG0wMXBNQ+ruDodJxki45GFe4S0zWtYCz5xw?= =?us-ascii?Q?TPTFaifVTFBRRBJtbasQ6ZzgEcidtqSTr/GneMIcuZrLElTAUGQLpPlZIVdP?= =?us-ascii?Q?tfphQ3RiuYyTOK9TrpMX5XXKueFUbSzrUGGPtnI6BwyKAQaWszkDtT+RVFJD?= =?us-ascii?Q?EcmzbmtkaTgs5VL48m0z63y+wAUSRPDKz+s8YlQ3mXvlOAepLGWK0D5lAv+R?= =?us-ascii?Q?UUKWC/fTBIX/RzORknuWmu+zqa7Zjc9Hp1eZLHfSMPeBazePzJ+jpMX4SG2K?= =?us-ascii?Q?kdcXpb0kr9y9hZLofl1KY8QtPoVD8TGj3723cMOwufgeRgiVVSohvg+huJDG?= =?us-ascii?Q?Z12R8k1HNLU13XSAnpeQRqxKtd+Gb3EXHu2XrYg2O4LsM8bu56PH0T9g2bgQ?= =?us-ascii?Q?iYxf6qKiuOWG92VGDyKPefnyFTsrQQqfK/Su0vfbxVSJNsfsEIUl+oCa6Yv+?= =?us-ascii?Q?9mvHqq+KJzn3Dp++dPh8FFJ7TBUVqjLG7UUMFWBYMkTXah4g1o+nTWKXKzes?= =?us-ascii?Q?c/63JIGn+FQe6gRdcqxVIrV2ocHAMXDl+3mcLjYMoesIMe3ho0trUOLqKeUZ?= =?us-ascii?Q?biNAIQTSiswDu5PKXgQU0X3yPTPqyetarJ149HEuo1uGoz4eyJ8GQkpwJ0Bq?= =?us-ascii?Q?PxOs02UPvA9ggtMhSM8mGuFDKMaBXMCfoXIHXgZpa2MXzP9wnFZ6ipkfEFU/?= =?us-ascii?Q?PAW73bxOstdn780sK8tZCANVBW0PDddN/4hnkK1m3l1ljVJkV6AHLrtmg85E?= =?us-ascii?Q?BxqbCe9/r14Np+y7Q4V/r+/Q9L9gL/DgG+XW/BKbakWwA/R8RerGM8X1P6kz?= =?us-ascii?Q?omd7h7JUf7eYuEI4H80tHaxOvLL8swCph5sqgCzuhDc03Tfx6rK+mXDb7h8N?= =?us-ascii?Q?8F2GcFSU2uqkq+oYTcowajzlUjWkD5qJvYDPaubgbqaeA7Wjk98jCTrswONa?= =?us-ascii?Q?nl/N7u3HK8eqsmF8RbuBwoyQ9WvBbUpXPhg8hosEN19xhTeNZk4wC5PmrSSZ?= =?us-ascii?Q?bJhg+HNOPReR36Ewlp9oQ3tDpdrboPNh7KeplzI1Z9Ml6SXzJweRvU791J5L?= =?us-ascii?Q?kI3Pye+Bb+/XTwRIEci3EpctWFUSlzYRwJQL2wZVj0+u1PxyT6HRIke1USEU?= =?us-ascii?Q?urF/8dhBoI0jXx58FnCiEW7p/ApNlZi5OekKoPeO4VGBM2Svhdx6qcfGXZZw?= =?us-ascii?Q?qmAy7dOTRkWPwFjzg74Lu6dK0sArIM3W5o5SCeOEuf+xqaI+WaTS1GifdMtb?= =?us-ascii?Q?O5B7nVdpQVkUDsPxdY66gAtYkANC2gB46HcQOiFZctgmoxXaPNNc10N0JTy/?= =?us-ascii?Q?FpHzO1+BoaLj6cQC1avwcHdcXAhwwOsxcixbY2fL6YYSryxfL+4EvhdaMIZH?= =?us-ascii?Q?GmsUUzfdcslI7Bdobrk=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(36860700013)(7416014)(376014)(1800799024)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 16:19:59.3131 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ed8438ab-0878-4e1c-84f0-08de26be51fc X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF0003922E.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR10MB3546 X-Authority-Analysis: v=2.4 cv=LKBrgZW9 c=1 sm=1 tr=0 ts=691c9cb1 cx=c_pps a=ONFZitE3lwABM3c1Gptufw==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=iQRJ_PghLySHL8lwOgMA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: 82L7NIdpa9lSN2Plq_QcnLetUphglcQC X-Proofpoint-GUID: 82L7NIdpa9lSN2Plq_QcnLetUphglcQC X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzMSBTYWx0ZWRfXwhZID+mwjJJD aaMdeOPPgxFf65czmZ7URAhsfGU3VMGhTUZhJ54YYHD+maagBKe4jfppNfbfF3uLs1eilShBLbN gYElcDFmtLrzI3tSFe89+IsCYsHSBZvkq7K9HD+mUxYugnn6WCgvIV6UYx9smaT/FJHc2NYCnT6 xFBkaCiqAn3pxfgIvd1jHavJkCv/DkdUAOC/KkVUf5yeHBqW2KgykuomUvvtBhoDs2jpzhzdGVU oHCxPbdrTk7FrGFMDrb4KraoGYL35deBGQFeJ3Lc3ti703+1V8ihKR0voAxMj8hZs9ZbaSjDIpN XKNvSWlLtc5Pe2LTBRTEuzzt8kot9YyKWuKGnl32V5BHvnTmMaJXnU+SbYooZIVYN1ylHOjfE35 Yl94N8v9GBSdnQUa75MMldGKESuOHQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 adultscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 impostorscore=0 bulkscore=0 spamscore=0 clxscore=1015 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180131 Content-Type: text/plain; charset="utf-8" To allow accessing clocks and reset through SCMI, provide the interrupt property to the optee node. Signed-off-by: Antonio Borneo --- arch/arm64/boot/dts/st/stm32mp211.dtsi | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp211.dtsi b/arch/arm64/boot/dts/s= t/stm32mp211.dtsi index bf888d60cd4f0..1f234c987dbca 100644 --- a/arch/arm64/boot/dts/st/stm32mp211.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi @@ -50,6 +50,8 @@ firmware { optee { compatible =3D "linaro,optee-tz"; method =3D "smc"; + interrupt-parent =3D <&intc>; + interrupts =3D ; }; =20 scmi: scmi { --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 602983A1CEF; Tue, 18 Nov 2025 17:05:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485553; cv=fail; b=BNPguK1CCsCdmHBexE0YDwvVHmSJxaD2TqmFUolZe8m2WI20nAiHJaaBdFnUT93g/vUjLvLiNG6B4rTLB5XkigVWG5eeGG7SrV+wn0ilMUUJpmkUNtBBQPJantj/hKH5r/IkWVnwwwod1WiIICYVuPiGcrA67hB+XzPs3ix+HX4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485553; c=relaxed/simple; bh=Ymtu4tnjcX6hsdQO7k9GZxNNjU+6Nksxxq+ymI/3d3k=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=leDN3vOfvjonUBY4ff0oKJ6Qs8txWDhuxwIHAS74NLPxip+3f3hdRMV6eY0bTEOuphKfi+xviNZZXydRsfux5Gktj7RfXh4lnWTDVSSQn6KVYDtNnefrAs8effAsn/FqxjZ2DdumC5/3ZQy/Bp7y+H5Os9HR/8sQC1evlruSkf4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=TnwETzlx; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="TnwETzlx" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGsp9C177696; Tue, 18 Nov 2025 18:05:16 +0100 Received: from gvxpr05cu001.outbound.protection.outlook.com (mail-swedencentralazon11013058.outbound.protection.outlook.com [52.101.83.58]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agrub938t-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 18:05:16 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=tGsd+vrXoIWPLpZlvZyayBcj9xmtwt/VbCIA+TrxbEYYckRVg2HIZ+wHgEmVCymJELxSYhN9j4csDoRwQwqhNy+OoG5LRb5O3BLIrVhFUj8qHvjuqVjXOYdnHoE0vjdJVDRKOidmxYUmM6yfrAcJ8a3sbllXdx+TTzmBQNsOtUHrSy1xx4uqhMsaTs1mOyVB6K4vfnT4e1YMsM+jbf5wh1tFtr6J/Vz3T3BQdw3fzI56lCdtSqgPEJoBIA09Wv3QNn1jEtPGKItgQfarNTnnvNe7hwo+GyObsmforzYlokjpn9fYKegH1quq9qlteyOwFTU2fdBpPzHoC96t42FRuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=UIi/l1+pNF50cE6Pi7PqN/SUM8qTn6hWYAWUzvJzj7E=; b=DCXBRC5p7teFeV4wwpIjmTvqjoT2W4r1ETV1Zp5rPvplmDoa+nCdSALDd3DN8T5ukRE2tq9xs5E0RBPXHToz+O9y2pH543T4ZqbTnKNJ0xgQpzqGjUie1bbcg3P2Q9JNLUjG7gqUuMILINoIBMV/vG/k9g9r4tdwwswTooliHDNOIIN2+7ukhD9g63o1KGkOoOOQvEzJriHmuKOikOi1jmOZSHKj5i7UPjOqcm5kfPUgsYnda1R1jaGFDeKWJItwWXcj3Rsy3rJSIGvr5QpMr17Ie1QCHSNDhdcfTkJm9BLUL/i7bX0EzbnSifsfMsV/kJAavp2g/XnlkIBCZ66iQg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=UIi/l1+pNF50cE6Pi7PqN/SUM8qTn6hWYAWUzvJzj7E=; b=TnwETzlxB7V/3wFWLIRwLSHCvTpelH4s+uwTdBTJEHhjKIVWE5Mo1ZK7sxYyvCTJbJO2WT6SaGlgbI9xaox7uW8D6Fxd979ey5uNKsC/jT4YyZDcb3o3y5pf0k7MhPQO5C6wv/aZdBX83qyNSl2LPn93tNIQJdfSIWgNFWPrQPP5bWDqrHdU6KydIVlV+ysHkuQGcl+0fMWRW3CYLk8eHad1hfgrjALwA9eMK33b/Q/ihSRXG7IPGB9YPkub/3ULHiRc8vatG+6/ibS12Mf2X3j+G2E0aqXF320SZJn+rcqOuUQfWqT25j72C8dYBgjaCOE8y8eawwN0jNrdP4l3Xg== Received: from AS9PR05CA0358.eurprd05.prod.outlook.com (2603:10a6:20b:490::25) by AM9PR10MB4054.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:1f0::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.10; Tue, 18 Nov 2025 17:05:15 +0000 Received: from AMS1EPF00000045.eurprd04.prod.outlook.com (2603:10a6:20b:490:cafe::4c) by AS9PR05CA0358.outlook.office365.com (2603:10a6:20b:490::25) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 17:05:15 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS1EPF00000045.mail.protection.outlook.com (10.167.16.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 17:05:14 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:16 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:51 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= Subject: [PATCH v2 12/15] arm64: dts: st: add exti1 and exti2 nodes on stm32mp21 Date: Tue, 18 Nov 2025 17:19:33 +0100 Message-ID: <20251118161936.1085477-13-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF00000045:EE_|AM9PR10MB4054:EE_ X-MS-Office365-Filtering-Correlation-Id: 74c37e74-dc11-490a-76ff-08de26c4a49e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|7416014|82310400026|36860700013|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?B?d0czTFI1bmRuN2hFWnZ5eFg0NDR3MEh4akpjTCtETHZlTEx1b1pzWjRVbERX?= =?utf-8?B?akRvckVGZGthbkxPY0dMK293cC9IWWxmT3cxdTJ1WlNNVWtrK0dNZkQ3SXJU?= =?utf-8?B?M3NxQVZ5eFF0N1l3NjZISkY4NWw2S2c5MWx1cktMdE90ZjFGN2NJejFXQlFL?= =?utf-8?B?aW4xUlVCc0V0M0ZjS3J2YlZzUVNFclR2VWZHQTZzckluMENHNlZUTFJnOCts?= =?utf-8?B?ZXRQejk4L1daRU1jQnh0c3hlbWMwWmZMLzUzSE13Q0Nxb2dMWVRSOGlZTGpB?= =?utf-8?B?QjZWV3ZDSVhPbC9RM2cvTFlHTG9CRkVyNHQ4WWNLajNUa1MwdTMxdkFzYldM?= =?utf-8?B?bXlXVmxKd25oM0NyRVk5WHpoNWc4a2ZNQWVCdlJDL3NVWE5GSVBkU0VWdnZ0?= =?utf-8?B?SXNBVWliNVZLRnRWUW9CRy9HQ1crMUFNMm8wMTdPVTBTYlNEWnErczE0ajdp?= =?utf-8?B?bmhTcE1HVUpNenpJVTNUMVJhM2tlRGMzNkM4dE5icGVXYWNITlhCRTREK0Vr?= =?utf-8?B?YzhsdWc2UmVyNFZtSjE1NGhOdXFvVGh0UjVqMklHazQ3YWRRSFFVcFllRnk4?= =?utf-8?B?K3NJaTVtTG1OalRGaXgyUUZndm41NDMySXlsRjlzaVo0LzJCdFNxcm04amg0?= =?utf-8?B?NkRXSG05Zkdzd1RJaTJVZlExaTUrWTJ2VWVxZGdRdXZIVU9adWpXZ3dqdCto?= =?utf-8?B?Q1dqUndlNHc2VzBYa0R3T3p1MVFpelhKQXl2dEJFbGt5ZHFkRDRkbTd2OEF6?= =?utf-8?B?NWdmQmFSbmlveVE0eDJ2NkZBcm9TSDZnTXJsVWIvTHlLWjZVeDZwb0dDZUJC?= =?utf-8?B?ZTlyaExsNEl4TVhDVERVSXEyaGd2RzVYM1pJbkc2SlM0R1MwWDlWcVJUbkRE?= =?utf-8?B?ZUo5c005bTBuQ1picEFSdzV4SzFzZ1hxNHE0OTJMWFBCM0pFb0dnbXFDd1pV?= =?utf-8?B?STA5Q2NtQ1JPRGxwaFNsMVhjNG04T0xvSHRrV1BqM2xrb2R1RFViZVhnZzdD?= =?utf-8?B?UHVsdUdYM0x0amVRT0VPK1QwNmZaMWhkanExdUhLeTdPNXNVaWlOWFYrUm9h?= =?utf-8?B?YTRRSk5Pem9KbHhMMTVDc1FsMzA3NHhqNTBOR2E3R09aZVRockZrL1ZIL3Ix?= =?utf-8?B?a1ZKWUxtSUlKNnBzWVZoY1U4YndLSUVlYTZacnVXOC9CbTRWaGYwY0lxd1dq?= =?utf-8?B?VjV0bUlsQWV0c3NuOTlxRTBWQlJndnVjUTZoeFprNVh4WUttcDRuQkttRTFQ?= =?utf-8?B?VWFOQW1oTnlTOHJuTkN3WlhyUWJ3TWxGOEJGTDdaR3VIT0FKUDN1Vk5YTHZq?= =?utf-8?B?cnBNVTdwcGp5Y0toQlNNektNOVFHZFdrdjJNVlRLcGNtejRLcFllclhHM0Nw?= =?utf-8?B?bnEzc09ZWGs5UlNOTDQ0aTBTSG92Vk9DMVhSN1lsY1k5L0JlQ1B3MnN2bDZx?= =?utf-8?B?dHk1VkppVGJTQjJ0N01uVFFTOFZ3K1VkMmdLa1ZXaEswRHR2ZXU1MDEzanhw?= =?utf-8?B?a2w0bmhHb2tGY2dmWWg0VnJVV2oweURSenYweEZqazVhOFlrMWhEbjAzZmlj?= =?utf-8?B?dFNISllDNzFlQ2hERjdQSjZGem8yUjg5WUZjUzlFSDV1dmlBZldMVkNiY2hw?= =?utf-8?B?RmozYkRLWHVFeFFJT0xpRS9RVHNjVTQ3U3U4S3ZUdEZzNXdnK29NWW9KamJV?= =?utf-8?B?Zk9MVFp0cFgxVDkwbEsrOVh6M0FhRHh0eWhnRnloRkVTdmNBZSsvS0g2cWJw?= =?utf-8?B?dnRsUzBoQzRaMXBRMGY5emxLUzFFQllxbXpQV3JQN1FZVXZBY01aWERnVXhy?= =?utf-8?B?aVE5R0VrR2x5UEtvZ2sxVnd4WFpMbzdRcThoZm9sQ1JTelBTUXNta1hBd002?= =?utf-8?B?d3dOYXV0ampuRVpuVXFKeW1Lby9GSCtrV29HeFBJaVBwNXdpMG1OTkdRNlBj?= =?utf-8?B?VU85bW9YYzNXakhTNEFNalJ6cU1nVWdJM2RNS0E4MWdWeENtWnErQ2x4czVp?= =?utf-8?B?ZVBWQUQ4emxNc1FoVm96bXI3MnZBaGgza2JxdXIxd2ZFZUg3NitlVzdpM1Q1?= =?utf-8?B?Z3Bkc2hpYjFKb09ZOC9jTDQ3MmkzUkpDNnNzOXo2SXBQWUVkL0pHY1AreDdT?= =?utf-8?Q?/n4+ZUetjLkE+np319t9GPE+i?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(376014)(7416014)(82310400026)(36860700013)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 17:05:14.9720 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 74c37e74-dc11-490a-76ff-08de26c4a49e X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000045.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR10MB4054 X-Authority-Analysis: v=2.4 cv=LKBrgZW9 c=1 sm=1 tr=0 ts=691ca74c cx=c_pps a=xFT3qlHD+1xS+TaMy1FbcQ==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=ypDJklmpTWrOYmW8PNMA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: n0gY9CBKmhF42FXNjnWxYawIcVxUVTjX X-Proofpoint-GUID: n0gY9CBKmhF42FXNjnWxYawIcVxUVTjX X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzOCBTYWx0ZWRfXw34SUBxyrVa1 PFJeQoBWEKw/WYrsK1/2sjmY/FqinscwFs8pciXeqiItZagVylNlQ9M2gvL/mW/DduRyApS/9VK sv59OCr20T5I3erDfwG47VfvYbCeSeoBl2JRfMCPjQfppquxxRHUUj0L+fyxzBuQVrFGb9bamHY IYUYcYY7/JNJ40b5x6yUNop/VB8kUGH4VGqXIoodwRHJ1MtOFwVneM76jN9cQTNWKqSBsDY9DP6 iJeMs/tOCqdO6/W4Q5MlOapfUUl4ReBe/ShJ3N1yAKeQH1breaXeqfIR+kAkvFA/W3UHYOrrZSV CLLzgw6HIZUFPDFkAmV3i9ShX0JbLgjuKhj5VF0MJt5KpjicBGvPAnIC2NW0deeikzB+Arlk7go t6f15vTFAyHHsU+3EMMfceJdqlHbTA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 adultscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 impostorscore=0 bulkscore=0 spamscore=0 clxscore=1015 priorityscore=1501 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180138 From: Cl=C3=A9ment Le Goffic Update the device-tree stm32mp211.dtsi to add the nodes for exti1 and exti2 interrupt controllers. Signed-off-by: Cl=C3=A9ment Le Goffic Signed-off-by: Antonio Borneo --- arch/arm64/boot/dts/st/stm32mp211.dtsi | 150 +++++++++++++++++++++++++ 1 file changed, 150 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp211.dtsi b/arch/arm64/boot/dts/s= t/stm32mp211.dtsi index 1f234c987dbca..4bdf4b3a39829 100644 --- a/arch/arm64/boot/dts/st/stm32mp211.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi @@ -112,11 +112,161 @@ usart2: serial@400e0000 { }; }; =20 + exti1: interrupt-controller@44220000 { + compatible =3D "st,stm32mp1-exti", "syscon"; + reg =3D <0x44220000 0x0 0x400>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupts-extended =3D + <&intc GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_0 */ + <&intc GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_10 */ + <&intc GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>, + <0>, /* EXTI_20 */ + <&intc GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <&intc GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_30 */ + <&intc GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <0>, + <&intc GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_40 */ + <&intc GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <&intc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <&intc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, /* EXTI_50 */ + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <&intc GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>, + <0>, /* EXTI_60 */ + <&intc GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <&intc GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <&intc GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <&intc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_70 */ + <0>, + <&intc GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>; + }; + syscfg: syscon@44230000 { compatible =3D "st,stm32mp21-syscfg", "syscon"; reg =3D <0x44230000 0x0 0x10000>; }; =20 + exti2: interrupt-controller@442d0000 { + compatible =3D "st,stm32mp1-exti", "syscon"; + reg =3D <0x442d0000 0x0 0x400>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupts-extended =3D + <&intc GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_0 */ + <&intc GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_10 */ + <&intc GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <0>, /* EXTI_20 */ + <&intc GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <0>, + <&intc GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <&intc GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_30 */ + <&intc GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <0>, + <0>, + <&intc GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, + <0>, + <&intc GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, /* EXTI_40 */ + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <&intc GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>, + <0>, /* EXTI_50 */ + <&intc GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>, + <&intc GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>; + }; + intc: interrupt-controller@4ac10000 { compatible =3D "arm,gic-400"; reg =3D <0x4ac10000 0x0 0x1000>, --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E51D03A1D07; Tue, 18 Nov 2025 16:20:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482841; cv=fail; b=QnoIpPK7bODRE1ltU68gFgUX9TetyyYuU7Vxi9g0yKX7apmjPO8IpdeY4epMYKF+IoAeqWWEELHKGVcnyghitEUwfuupkcwC845zr3PfNn1+4sB+Ut7yVBLChoiw9m8QFycJKS5qlSCCESbLBpigGaIiJheRTEEzeVBLr0nFRzc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482841; c=relaxed/simple; bh=C3vVmU9txVqcwu1FqVKNisud9fxZnnKVfUURxBL/hcQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=VniJ5ru+lVVbkuGUIdgAMmcVuM9oSrmy3viPXtTNWXdEtQ+OvU/S8u1KViuHfQdjWw37dgvCfoZCt9AB1E5ICSrmElqsuKBuoefryBaSpfsfDJFwV14mCfthCDaVm0Xe1vEY+s4k9mhKt0LlLCZinyEG8H1uPf6h3RfSYVdtnh4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=aF29vmiT; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="aF29vmiT" Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGBAet104626; Tue, 18 Nov 2025 17:20:03 +0100 Received: from osppr02cu001.outbound.protection.outlook.com (mail-norwayeastazon11013041.outbound.protection.outlook.com [40.107.159.41]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4ag6nwcvw0-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 17:20:03 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=wLgWaelkNZuJd5ToXKHp6MhtaskUoB+AgHDT4Wo1DVtWlAapVu2ESAKXd+YWBLQRNOWlHz8XNeFwnxe0V9Kg1z/ADETT9WEbce7Q1ZDCDWeH2SXMAVB4MBW432PShIaG53HswVqRAMrVnHZKDmyNNxMz2kmVxBEtrOo1wjaaWA/uU6bcY0+vkpGIJBU4vKjWLT0LU1eDuxtruWONyScTiDTkkuJlhVr7t8PHTN3eJrVfoF8C//HEysM48O0NQQiO/Jm4yF8w3EvqxMjc0jwRz+IyqWDauVN1xZCF66j8u95Y/cfEGONNgV8pwARofz+BnYYJVORRkqR7ZCu9qYEFtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=kkOEp1UB68Zz0wf+mA5kHrpVXd1/gJjuYN42h6S/I8c=; b=CReFgnKZCMu/FjGkQcKxTYGKTCOPVf9gT8lffy/elLuI2wTL5Cy8OWWadg+4Q5ouxqZVPC+M1N8/a5h1Io1U2ivw3A7zE8eoVblOV7aLeIKhCZlNAzXqSZa5LseF/7eD65NYmXdpKvjC3OWdffZcU7zkMpWwKytWbX1W5ZZyIFoYNGTXhhZHbaQfsll5mQ/CDtYI2Kdcv4Js0Nv76tbwifSaO4WBL7WnL5oUhj1xLKcNrmiJ/17AkL900ro7oKHggOwGHGlEfGC1IBuFws49/+Dm6ZMVccw1pXBtNXDBA/Yaa7/g/3I83ez68AtOu66FcXTQSEY50hm+fTpnEm2XaA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=kkOEp1UB68Zz0wf+mA5kHrpVXd1/gJjuYN42h6S/I8c=; b=aF29vmiTfLE2KoSeFjzY/DQxBlHr24tpHr97DsDocrze/zDHpSAscLq5ZYnQCtn5MApnM7LXBvL4CLjD1QGHFiI9UIYCyIvxNC8Zkj3gzCOFn6JQYv34Tu89dSARJIdrR0nhvQD6Q1Rbf3rYuLl2SqBMG4U8JJElclvowB3lHAcY0MhR/lmMyvJzCfk72fbtnn1CvKmmPISOnqg1+Gum0CFDSUkUcHVZ7eJhi8W5YzvrLrdCbou6hW7BMMwa7eGha8VjfpRfxMLCif3fKgXz/Z+xPh3jWdT6ZU3i7F3s51Ycq6huwh5MEDlY1W2nRLsEQf2Z/S8e5wUROHznaSuymw== Received: from DU2PR04CA0072.eurprd04.prod.outlook.com (2603:10a6:10:232::17) by AM7PR10MB3794.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:17f::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.10; Tue, 18 Nov 2025 16:19:59 +0000 Received: from DB1PEPF0003922E.eurprd03.prod.outlook.com (2603:10a6:10:232:cafe::22) by DU2PR04CA0072.outlook.office365.com (2603:10a6:10:232::17) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 16:19:51 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DB1PEPF0003922E.mail.protection.outlook.com (10.167.8.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 16:19:59 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:07 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:52 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 13/15] arm64: dts: st: add pinctrl nodes on stm32mp21 Date: Tue, 18 Nov 2025 17:19:34 +0100 Message-ID: <20251118161936.1085477-14-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF0003922E:EE_|AM7PR10MB3794:EE_ X-MS-Office365-Filtering-Correlation-Id: d47f4ed4-6fc4-4aad-9b2e-08de26be5221 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|82310400026|376014|36860700013|7416014|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?gLONd5XJpJdAZ80npJaQCtbRaQz1EfunK+Q428nmIvxpdJmbPARBp5GKCnXM?= =?us-ascii?Q?+fUJRGPfCoO6wtdKmnh8PgWLDLruJ4UKxOoHDlyjGrjN66vuYkwRV3l1uAXR?= =?us-ascii?Q?88OcYKbAHTqEdTSY/cCPGUyv2KcQDRK4JVnHfsN/aj0cZ1tSlCvutq8zjULK?= =?us-ascii?Q?uFl2PS4v4RJGxMz8O27Dro+iCslF/O9lz3JNs+3gmY7g5xr4ekKoONEHcShY?= =?us-ascii?Q?wf2PqaBtdjQK+AdiWqGCQ96P6grDCCMpvoq5C3/5FOlEgvTQvZnZljQdiQ0d?= =?us-ascii?Q?8Lo9AlWjq/93khf4ftUxLw2gKZZaCfl5p62TxBnqoAAj9Y1C7OLPiozvccI/?= =?us-ascii?Q?TKb9v9AtthEOUtFkxxNT7iDzccxCPPm0BLEyR9uShZequcCI5tqLPG2FkNZu?= =?us-ascii?Q?7ZnqyqPOvTBZFHbLzHvwoXFxcUaoBmfO3vl6nogUT/pPuPOeKBbM+xl+R6f0?= =?us-ascii?Q?I/E/BVKI8LZWnzenqknvIqIftYXp/OgjHWehz04Cg43qPGfG+FDs1KvxoXaW?= =?us-ascii?Q?xBe9pUv54ecyLcR7bVEXsAPVglnt2JGRemlGWgpkdQ+mGb63bfoMZWnn/Lrg?= =?us-ascii?Q?OhhUFJEq34Ub0dQa5FqRUIwGKEHTIA3TNJc2qXuYz3QOqAfMdlb0yQS8c7jQ?= =?us-ascii?Q?m38WZFF5BQNaLTqRizadTqvvNRIYQC226DrJXT/kpZyDJ1HfQYd4L+14dGOx?= =?us-ascii?Q?oPLYDAxsT8Z8K9gA30MNlQEaWyb4h49cE3BGRWFc9McRhgJQlzZCBXPbig+I?= =?us-ascii?Q?tFyGVbeAmnAEFzgiJcXoqHIzDAlslN+hWlbXNnEDG/7/RYIoh3KTxGDr0PaM?= =?us-ascii?Q?bz2NnH4tVIi1pPc3WenZb3rltIzzFPBsaT4dUAyDO1BiIGtxsH1ZtezI8I9G?= =?us-ascii?Q?PI3YZSf2cqTAz/8F6h8JL79vdx9teKVSQDm1xKa33EiO+u8+/7FjD+voQzGc?= =?us-ascii?Q?B/gPXK+3LheFHyTzSYy8JQTFsbmZizGm677/iqcqJWWAVPb32m7hIGYRKLQa?= =?us-ascii?Q?wJlUPf8OtevdfDQHBkbQiN2MYagmIGBZ4xoY5sLO0GwpWkHNMukI5uvechML?= =?us-ascii?Q?TW4QhzatLGWm00sFLdKbV3uAFno9EuZlOV3BXl+JxII8mju3ss0X+By1l6xM?= =?us-ascii?Q?tukvrgTWFQLkJXDGZGAE2t8fpHLFRs9NZI5+FDTmG3hz2Ll1etca9sudDklU?= =?us-ascii?Q?BDNzSM6gPLcG+SXa/TBMlEQGRrw/FTyo75yDPYdB7URURva/efOheBGsyqoe?= =?us-ascii?Q?l0dbz5XYGuocSgrBV7PGLB9FneCo6ev3rSTeub0rsVGZcUDi6XL1h5bAn6BE?= =?us-ascii?Q?zhZ32/mei+ZssgdIKBMDr5t1GHJPErA18UcKnThnYibJH2Wk8vlDW71ZRkww?= =?us-ascii?Q?qe60K/Si1BPPGXvdgxANTz2cZbY5Ud/U32izVGeMU+fnyTEMf0s68QP71yNT?= =?us-ascii?Q?1y4OJEj2NXhxcNslRJ5khMGOLjkZo8h7WbJpviMPTaQvKizZVMvS0gk21/9d?= =?us-ascii?Q?UvhpdH7eYkFqlo1tOUmTsTQfzm79o7Rj83T6AJdQFJKnR6fLLH1TVssuAeSw?= =?us-ascii?Q?owRSwfKyDIPG5YQG1wL8hOB5rJtuhgxBtv+OQ9xA?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(82310400026)(376014)(36860700013)(7416014)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 16:19:59.5454 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d47f4ed4-6fc4-4aad-9b2e-08de26be5221 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF0003922E.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM7PR10MB3794 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzMSBTYWx0ZWRfX9FggP/ow3hBT p/dOclOAE0v04U9yN/plrAF6SSswdrcA0dgBJAqYU+Q3jiUDpOCgCJKgc1A3JXor5eXA9iKA0cw 3UbBIcK5v00DfIRyDrhdmal25LzWycjjivZyrNNtDNDFpeb0Y4pupgg4CefU6sJqV/Y/V2CG0WO M+7rOWiB679MtCiT7H0xaNgYM63kyrf5nvObtB9c5xxxpC1UHTELsnBEZ/N025dm0B4qlYC5sru 6QN4Ja/B3zA5nOQ4WSAefLZyr96QEIlftz3xbpQbSAsuG1U8swWdY0DwFiyiHvptj4+ZpIkFHXK LeyCu9YvBaKPea79SeALfhumzPxuxCixieyYAeGMxf+8TlJKmAiVHpA6JwZIk/AfqWRZ42PBOHY 5oBfiB+9lqLb6DVKtxlPEMXmX7TguQ== X-Authority-Analysis: v=2.4 cv=WPVyn3sR c=1 sm=1 tr=0 ts=691c9cb3 cx=c_pps a=GrztFhi0USRFALZlYqp0Hw==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=5i_IRMTHtInRKmmbx1QA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: sm16d_WfZZy3BHYybzK7unx1b-0Oikul X-Proofpoint-ORIG-GUID: sm16d_WfZZy3BHYybzK7unx1b-0Oikul X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 phishscore=0 clxscore=1015 impostorscore=0 adultscore=0 bulkscore=0 suspectscore=0 malwarescore=0 lowpriorityscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180131 Content-Type: text/plain; charset="utf-8" Update the device-tree stm32mp211.dtsi to add the nodes for pinctrl. Signed-off-by: Antonio Borneo --- arch/arm64/boot/dts/st/stm32mp211.dtsi | 142 +++++++++++++++++++++++++ 1 file changed, 142 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp211.dtsi b/arch/arm64/boot/dts/s= t/stm32mp211.dtsi index 4bdf4b3a39829..fd561a85027c3 100644 --- a/arch/arm64/boot/dts/st/stm32mp211.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi @@ -3,6 +3,7 @@ * Copyright (C) STMicroelectronics 2025 - All Rights Reserved * Author: Alexandre Torgue for STMicroelec= tronics. */ +#include #include =20 / { @@ -205,6 +206,124 @@ syscfg: syscon@44230000 { reg =3D <0x44230000 0x0 0x10000>; }; =20 + pinctrl: pinctrl@44240000 { + bootph-all; + compatible =3D "st,stm32mp215-pinctrl"; + ranges =3D <0 0x44240000 0x80400>; + interrupt-parent =3D <&exti1>; + st,syscfg =3D <&exti1 0x60 0xff>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + gpioa: gpio@44240000 { + bootph-all; + reg =3D <0x0 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOA>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOA"; + status =3D "disabled"; + }; + + gpiob: gpio@44250000 { + bootph-all; + reg =3D <0x10000 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOB>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOB"; + status =3D "disabled"; + }; + + gpioc: gpio@44260000 { + bootph-all; + reg =3D <0x20000 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOC>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOC"; + status =3D "disabled"; + }; + + gpiod: gpio@44270000 { + bootph-all; + reg =3D <0x30000 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOD>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOD"; + status =3D "disabled"; + }; + + gpioe: gpio@44280000 { + bootph-all; + reg =3D <0x40000 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOE>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOE"; + status =3D "disabled"; + }; + + gpiof: gpio@44290000 { + bootph-all; + reg =3D <0x50000 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOF>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOF"; + status =3D "disabled"; + }; + + gpiog: gpio@442a0000 { + bootph-all; + reg =3D <0x60000 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOG>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOG"; + status =3D "disabled"; + }; + + gpioh: gpio@442b0000 { + bootph-all; + reg =3D <0x70000 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOH>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOH"; + status =3D "disabled"; + }; + + gpioi: gpio@442c0000 { + bootph-all; + reg =3D <0x80000 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOI>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOI"; + status =3D "disabled"; + }; + }; + exti2: interrupt-controller@442d0000 { compatible =3D "st,stm32mp1-exti", "syscon"; reg =3D <0x442d0000 0x0 0x400>; @@ -267,6 +386,29 @@ exti2: interrupt-controller@442d0000 { <&intc GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>; }; =20 + pinctrl_z: pinctrl@46200000 { + bootph-all; + compatible =3D "st,stm32mp215-z-pinctrl"; + ranges =3D <0 0x46200000 0x400>; + interrupt-parent =3D <&exti1>; + st,syscfg =3D <&exti1 0x60 0xff>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + gpioz: gpio@46200000 { + bootph-all; + reg =3D <0 0x400>; + clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + st,bank-name =3D "GPIOZ"; + st,bank-ioport =3D <11>; + status =3D "disabled"; + }; + }; + intc: interrupt-controller@4ac10000 { compatible =3D "arm,gic-400"; reg =3D <0x4ac10000 0x0 0x1000>, --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx08-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 06CB2393DED; Tue, 18 Nov 2025 17:05:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485551; cv=fail; b=GEakrr6V/qHtYmC+S9s5hKRDrlOgdeIsmoYJ3hBw2dz8ZwTJKr8ihFLXYTBblFxMSaaJh2HXENscBiZRAfo4+s5IivilMb2LVTZ+hVsE5KEpMbgvLmTNfO9Tcoxlc62nSaIpffxinHnrxLzSsZeJTdjlWKCKGjcC6vivwtwvXn0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763485551; c=relaxed/simple; bh=cUkLuiWHQVPDHPdhHJkvf3LsDaMk4z4DYS5yFH/uRHU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=k4rKBpjUZNez+1G7bcUCr2GAEJXMeg+KWjqP7z84j2Kh3EbQiMSp0f47yUzMohg1TrN/gd+CWPa8SPlZLuqNzZJGOygrrlPQl8LKWz+N2hM201UQWP41SrxUa8nij/QgcbgVWpSMg2QOplRKicZzJfCPQ3ph4sFKD+Al7WQBGFk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=OehbFg3l; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="OehbFg3l" Received: from pps.filterd (m0369457.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIH3uS9225955; Tue, 18 Nov 2025 18:05:19 +0100 Received: from as8pr04cu009.outbound.protection.outlook.com (mail-westeuropeazon11011009.outbound.protection.outlook.com [52.101.70.9]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agrauhjqd-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 18:05:18 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=b/2WXcyNGgs0ZByqtuPtNl2sFLuU7TgzUxkf47qbV8wWpLPgTNgWC12akst2FQhrjvCNMrBC4IB+rByCmnee9YdoCAdxuixlld476FPRsQgfiJ95Ct9yXO/fjhLy+WFaFnFCPufeBH81keHRdL42TIN4p0Iku9Aqdf2ZbOPB29kijJg14tgrKEZOv0OF0tOUeMn6OPhZiidHAU3Qkd+pQpeQbSVKMRHLTTtBl1QPZNSNWlXrAJ8AobTPZR2sf+P4eR5c82WoP/VJINDT4ok/VG6UwTMWrrrNkpWc3c+9540uPBwm4Ge+gctYN//sw8FIeKE3yEi0PMxEb3NVGe9j2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=euu3M7M2nuSQHMlapipBsLk7Y5OQLzSea0fTMCee/8g=; b=DkOCA+uh26ZFu9NU7hSfA4Cc9E7p+Iz76I8qiuyZsilffljXerK0W+J6po0t9DZka3JbtS3QD7x6YX3tJJ9TOZpv9D0ZjpLYdVmn5mnmKsUDZ0gxfXutYDe9US4WgNUJJc8P5jFjf6LfP4weVVG8uA2k+LPklYXjxNWtaBpRiGbg5yURPjh0lPNI/ck9rSu8oeX6YZLVZtODsKCFxXYBxqNu394Ycjt5fR/HYb2MPIuEKYOpsQvIMx/TCn399RqKZNBujFS5vLKPgi5ORJ0P9OxwpeXPy3ZYoi5atQzf3Ye1U8rqS3dIx54jKlOkeHmcXbcqBtixOAdPVx909dz80g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=euu3M7M2nuSQHMlapipBsLk7Y5OQLzSea0fTMCee/8g=; b=OehbFg3leFn5rvgFNPOwDKoTUIQmru0bXkzihqpb2Ca3ZbQK5WR0QrPlwL3ZkmkTr0A0imA0EP/Pg+uSdefj23h2BsmKG0Xc/Fqa1Le89tAsbCGjeCcPvwmxZSWt7c5wwxs/OAsyBlmFsWkZEFhrCboZcChB0t8xTcydf3YSq/eQsEb8v3Rw7uEqF+u1lfgfoUTMqm7zjjatrckhXtU1Cjz8ra3LB31L5OOiwat+gDY4pCCdMB/1OBobJcnBfrxiZVscPGXVDAqfgi5A/ZI/QD+Hf27RDRjDXO2rRQCXJtxMrFXgIJqNpfg8idfqtxHEL3fyL1199Et/3FJMkR61rw== Received: from AS9PR05CA0332.eurprd05.prod.outlook.com (2603:10a6:20b:490::24) by VI1PR10MB3535.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:800:13e::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.21; Tue, 18 Nov 2025 17:05:14 +0000 Received: from AMS1EPF00000045.eurprd04.prod.outlook.com (2603:10a6:20b:490:cafe::92) by AS9PR05CA0332.outlook.office365.com (2603:10a6:20b:490::24) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 17:05:14 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AMS1EPF00000045.mail.protection.outlook.com (10.167.16.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 17:05:13 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:18 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:53 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 14/15] arm64: dts: st: add pinctrl to usart2 on stm32mp215f-dk board Date: Tue, 18 Nov 2025 17:19:35 +0100 Message-ID: <20251118161936.1085477-15-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS1EPF00000045:EE_|VI1PR10MB3535:EE_ X-MS-Office365-Filtering-Correlation-Id: 2fa06a05-e748-4925-8bed-08de26c4a3e4 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|7416014|376014|1800799024|36860700013|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?SWz8Z7T3aw9ZlX1UA4x0WjA/Kb0E3bkPlVxLBUA+CdBql1KBYNO9xLThhLYd?= =?us-ascii?Q?k5ZS96qZPZ+9Lix6ii5NhThddTRmHgj9cGlPT30VFCHNvvM6vKru5VAJGe77?= =?us-ascii?Q?4iiDMH25b+Aq4YnBiABO/U1JobQLvOglFtor969e0CseFkaibK+Cp6uCfv5g?= =?us-ascii?Q?ZRJc4AROIJGvd+SWzX6Jbd0sW/HGNMl2ViHiOb0x5mTSVp0soANT7Iv7ozpd?= =?us-ascii?Q?ad0ZaCYUiD1WQFGoApH7TdbUuFRFZ5rpp8tsKUCO+kqAqrecvi40CPfNWswi?= =?us-ascii?Q?KrAAVa2X7o8CQa/pz2QV5LbQjTgEqVvLANa/UMRYGXqHxrQwtJ7H1YAXPTJH?= =?us-ascii?Q?pUIXb96Gw2Ue4iJVWrUiQa2SYo00FiFcuU3SWYICiq6HLBTa2OPP3ffPDNXt?= =?us-ascii?Q?6BK6b5CDvFu9FlGf+amVyA/lQ6vqrt0xj3gsy1Vxz9TqE1s1BjlyRTFm5NpN?= =?us-ascii?Q?iHhAgFrEa6+3BPxAZa8k9VXBR4SCnhLIerlLeJakEuMATcq3WFB3XCkb14xS?= =?us-ascii?Q?AYiiB4m5xPK+eu1SW0sLNciGY1p+aeT76/vloyQUMZXFjzURxadDJbX7jRR6?= =?us-ascii?Q?EMl/wQdBDIJXFdni76QHgCN8t/6FHJEEhW4TWENbsp0haqUWaYGc/8xxMld/?= =?us-ascii?Q?tTwitav3nwBsFz1Sh+/oJsEH76qFatm0ktW+NO9UxUbCEAbdc1DD0LZr0J7q?= =?us-ascii?Q?NCMNweigxZQyYY95VHaAPyowzhM2IgjFBaYJex/Ct3c2MA3OgrDy1c//UGnJ?= =?us-ascii?Q?p7gH8rOuUKeqT/8FerGW4BH/n34QUEjqKrZy+iu4Sz9w7UU0V6uDNykjkVKo?= =?us-ascii?Q?ibEoXwe7AYHX5QPn8tpStfo1oxdxu6iT+p7ck3rzrvFr8IN4A1lr/NvGZnn9?= =?us-ascii?Q?y5+cRGXvhcnSEodZqEk4+esyDGOt22P9r3oUfK1CynPI5unUvQGK2eN66mQH?= =?us-ascii?Q?CcZ/w6ci8EMuR3enXEeStYnijB7NaAtgZGszm0TiPhDJgTovbB2a1M3tuKHX?= =?us-ascii?Q?MnjkSw5F2qM4VSXJ6HyQlQTiY6Y/fKHFndgv0DDxA7Z7kgkr5yFCxUxOwPK9?= =?us-ascii?Q?ur0MkjCKdAPxqtU5UA1U4TZ8M47jfd/t3bqhI655Xl75Fbh7hNfJmPsOFNnu?= =?us-ascii?Q?JjLDN9tBaX0VNogn3qhOq8ZU5Acq+SfkR1KOWzQjLbFTLdURnGPl6H1XDoRL?= =?us-ascii?Q?SwdxI2hwyULAo2ETPzMUdf3XrO2XFtmlNR2cnamlBM7y+uwOtmqYNjDUHFE+?= =?us-ascii?Q?mnx+9Neuf72tY64wm8zBtPNEG54mEFfseYLkOzuK2axQH/+Ur9fxt4+tfCfP?= =?us-ascii?Q?iF+Cm24oOBDHPzxOWEyUAxKrnad/i41NdanUzh+iZ95yKo+iQpDkT46IZrgQ?= =?us-ascii?Q?AKyWXoBMjwooVg+hp6IQmJPb3mDFppUKNg2muSKqvFP7nYNrZdL5VVPp9oID?= =?us-ascii?Q?g4ze3gNFCO7p+DICSn59NQ8woEyCW3K8qO6Zn6+XiOIS0z+9xR0IqeOE2pvO?= =?us-ascii?Q?hLgfMGFCswfbBRshRt5IkclVPZvNaiDDtTw7V6/MJesqnE8Do8AkD+hdvJWU?= =?us-ascii?Q?nS0vrXtFE0k5Kl/+RjoABNPOU60gNOtmLzqkT3tc?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(7416014)(376014)(1800799024)(36860700013)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 17:05:13.7512 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2fa06a05-e748-4925-8bed-08de26c4a3e4 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000045.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR10MB3535 X-Authority-Analysis: v=2.4 cv=G5AR0tk5 c=1 sm=1 tr=0 ts=691ca74e cx=c_pps a=XXjA0IOz0xiR6FGrblNl1Q==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=EYZ0ZHZ9olU3vQRTPGYA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: 7djrH9cwYTWHuulBzbX8Y1PtihD3BW06 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzOCBTYWx0ZWRfXwG/dS8yocc7E xioxiKXD+g5oBNtFG/scIs2U+g2Q2KoTRebKsh6gxloHDyvLOUEs2iBNObjaPbGoptdw7t9w6P4 0l6bt19AOfAwo1lsBeBn7cN0IgEdM/rWsyIdl2YH1ObtsFIboapSLD/RYjFiW6Jjp0mCIXAi064 OymQEOavui01F5Kuc3KduN8pX+iKrinmZ99nGjZzWvbZUhHef83M+c0B2YBinXyWisPRNtnZuCV bMBpwb24er/wVnysFv1cIzt5SYElipEzFV9v76ftw4qoezFg6tWj4SZqJlwHM//xzayKmUiz8Tz IHxTQkGZ0CvivVl7oLtYeIZEehp/46iAf89oWpQGotKCOl6mGmp7Jwejkk7ag7BSf6fBvNkxObm m67EofbPL54oqkdvsnTedRQOkXqVFw== X-Proofpoint-GUID: 7djrH9cwYTWHuulBzbX8Y1PtihD3BW06 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 clxscore=1015 spamscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0 adultscore=0 phishscore=0 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180138 Content-Type: text/plain; charset="utf-8" From: Amelie Delaunay Add the pinctrl properties to the existing node usart2 on the board stm32mp215f-dk. While there, add also the boot phase tags to usart2 node. Signed-off-by: Amelie Delaunay Signed-off-by: Antonio Borneo --- arch/arm64/boot/dts/st/stm32mp21-pinctrl.dtsi | 32 +++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp215f-dk.dts | 17 ++++++++++ 2 files changed, 49 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp21-pinctrl.dtsi b/arch/arm64/boo= t/dts/st/stm32mp21-pinctrl.dtsi index 7e9b74f3d9d96..01d64a1f0760f 100644 --- a/arch/arm64/boot/dts/st/stm32mp21-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp21-pinctrl.dtsi @@ -4,3 +4,35 @@ * Author: Amelie Delaunay for STMicroelectr= onics. */ #include + +&pinctrl { + usart2_pins_a: usart2-0 { + pins1 { + pinmux =3D ; /* USART2_TX */ + bias-disable; + drive-push-pull; + slew-rate =3D <0>; + }; + pins2 { + pinmux =3D ; /* USART2_RX */ + bias-disable; + }; + }; + + usart2_idle_pins_a: usart2-idle-0 { + pins1 { + pinmux =3D ; /* USART2_TX */ + }; + pins2 { + pinmux =3D ; /* USART2_RX */ + bias-disable; + }; + }; + + usart2_sleep_pins_a: usart2-sleep-0 { + pins { + pinmux =3D , /* USART2_TX */ + ; /* USART2_RX */ + }; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp215f-dk.dts index 7bdaeaa5ab0fb..8571dcf427fc4 100644 --- a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp215f-dk.dts @@ -8,6 +8,8 @@ =20 #include "stm32mp215.dtsi" #include "stm32mp21xf.dtsi" +#include "stm32mp21-pinctrl.dtsi" +#include "stm32mp21xxan-pinctrl.dtsi" =20 / { model =3D "STMicroelectronics STM32MP215F-DK Discovery Board"; @@ -45,5 +47,20 @@ &arm_wdt { }; =20 &usart2 { + bootph-all; + pinctrl-names =3D "default", "idle", "sleep"; + pinctrl-0 =3D <&usart2_pins_a>; + pinctrl-1 =3D <&usart2_idle_pins_a>; + pinctrl-2 =3D <&usart2_sleep_pins_a>; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; --=20 2.34.1 From nobody Tue Dec 2 02:37:43 2025 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 76D4E377E9C; Tue, 18 Nov 2025 16:20:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482835; cv=fail; b=NnjMKQyRSojcLb88+YNWeAtwNX8rjW0GUEmnchNCdvx8K9gYf/9bpDFBi5JfAKlkZytQYA2Ql3AVBe/vZ3Ok/9HXOVwN2Ib3hIl4/pg1ett9lRxmmHXcJmKsKGVCJibcwIgUEANXwAp/qWSZtCs5x2umDHvxxPXzcbArpqAtcwI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763482835; c=relaxed/simple; bh=gnSURVRExRJPjRMxy6rXeJI1BzBOuM3W6RqxX5LQI3Y=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=EdhwdosPYk1sBH/vjK2EtGMN7kPx8YY/GmaPjHOb4CNbTrozr2braqWxsSy1fHJpHp6LY/fXEENQNvMfhfMRpy4VuCwi8t+wzpdshjw1I64M5hKtt/L1lRYWlOVVWZq/lHIdTTMq9Y1S8t5X13fdnbFukebTD0+Vvp1+1h/hyWE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=Hlxm49kA; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="Hlxm49kA" Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AIGHtNG414303; Tue, 18 Nov 2025 17:20:04 +0100 Received: from duzpr83cu001.outbound.protection.outlook.com (mail-northeuropeazon11012070.outbound.protection.outlook.com [52.101.66.70]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4agndtj27f-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Tue, 18 Nov 2025 17:20:04 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=y3V3G9ts1m/5O8H2HZE+J/e4u8NYt1D2awmldDpjP2cjQL1zBr4UNeSupSDa7gF+/JeUR7u9jWPzqz9ZNvHI75VhPVWWQXJ4TD+UMW2/dxB//t19Y8X0ZlSg5CPP7uSyjXQ3d8HkiWNDGTNZEiz5Nc1b+eswO71vdlcXP72FPj3X5A4Si6WKOEIPwo5bSreW0co50vT/dtix4FwHnrSfsaUquUo/3HsMi/UO/bzJBIibtkKKk+Knqr3GWHcIiwo9CHtYfy3XUXPdxPgnhK+CejBwW2oWvEwWt9CoN5sYPEd1jO5poeUT8D6RJEOImNZelwWxvNpNak2jP6bV6fhgpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Ao5pBG9bzr6NWllFYlVOtPWhQCtgSU06MuByvTKHKsI=; b=E2z9XgyfSSkB0hkY7ifLGXCqMwnIdpPGV4hhn8NN6XDswZRdjuM25TuQi/KBjnvTQ2AOzO4bpFXCydli8v9wJbnE4e2xkKjV80mW6FoqGPs2oQN/X2QRtujrOkumXFXyAJHNYeN1ekkBggPBDg4tcB5CiYQXloHC2S95ZQkpTJ2aykdDO2s5jhs3nkJ7zdz6kRnUrt8oyhQD2YDmKlZz5RrcjOcHrDuZqtCYcb1KyFGpyF+wgM7JvR8mPLGQtSDk6vQQuJEf3CfzVMkspp8AguHlvu0JhIAd06FQQ5Vl7hnHq/cW20QVjqEBKnWKYfvQK8CAjSSX3uDDtYbFUu6rWQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=linaro.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Ao5pBG9bzr6NWllFYlVOtPWhQCtgSU06MuByvTKHKsI=; b=Hlxm49kAwDGEjgbYOjFjtm/au3tj6Mn/33CnIOBhgxw60nev0RUo0aRNlA8JfkXfYKj+69JRYRskETnItoCwYeWlVp9INMpp43WefPcvrQ+vRXLb2mySz7DGOFC7Zbu9fYKJVsU0RxPJ1DRRzsLc/C66nqHY/xRhaKft+8p4yFe8nSOTigEQO9EyBz2xARAAzdkqGWVd5pjUI/goyhl9wZVhDsyK/wymmXLrsWRKN2f9dmK37xqHNkp1Hcw0lD1I3Ok9xf4vNzlUV/O95y0xPUmgoy0MENqO59XEboeFHGTi0ozxILmsgAwmZcQlg3sTBse1yrfXLJQflFAtL0tGbQ== Received: from DU2PR04CA0074.eurprd04.prod.outlook.com (2603:10a6:10:232::19) by GV2PR10MB6307.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:150:7b::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 16:20:00 +0000 Received: from DB1PEPF0003922E.eurprd03.prod.outlook.com (2603:10a6:10:232:cafe::10) by DU2PR04CA0074.outlook.office365.com (2603:10a6:10:232::19) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.23 via Frontend Transport; Tue, 18 Nov 2025 16:20:00 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DB1PEPF0003922E.mail.protection.outlook.com (10.167.8.101) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 16:19:59 +0000 Received: from STKDAG1NODE2.st.com (10.75.128.133) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 18 Nov 2025 17:20:08 +0100 Received: from localhost (10.48.86.11) by STKDAG1NODE2.st.com (10.75.128.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 18 Nov 2025 17:19:54 +0100 From: Antonio Borneo To: Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , , , , , CC: Antonio Borneo , =?UTF-8?q?Cl=C3=A9ment=20Le=20Goffic?= , "Amelie Delaunay" , Pascal Paillet Subject: [PATCH v2 15/15] arm64: dts: st: add heartbeat LED on stm32mp215f-dk board Date: Tue, 18 Nov 2025 17:19:36 +0100 Message-ID: <20251118161936.1085477-16-antonio.borneo@foss.st.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118161936.1085477-1-antonio.borneo@foss.st.com> References: <20251118161936.1085477-1-antonio.borneo@foss.st.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SAFCAS1NODE2.st.com (10.75.90.13) To STKDAG1NODE2.st.com (10.75.128.133) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF0003922E:EE_|GV2PR10MB6307:EE_ X-MS-Office365-Filtering-Correlation-Id: acba715b-368b-4802-5701-08de26be5259 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|7416014|376014|1800799024|36860700013|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?FC9Gp8YuUjl3o22yV0nzOKrtMXvt/XvFGmqoUbZqkx7ZTCYIr6IwwoNvxIzw?= =?us-ascii?Q?4dKV6Mx3oINsg/LPeN0Jm2xB/Z+6sU92n6qmOLIrwRGZQGo48zN5pB78Id+J?= =?us-ascii?Q?/5iu9GNuV6EoQeU0tQIm6UpKcOFNET6xP8gzVh9rqkvXzqTCfFvF3yHIT/ze?= =?us-ascii?Q?nSNLmncKclgURiNT4Pw5/8HYFtDY6sfrEdILbkjobtp+P7xZPnf0xJmuWSga?= =?us-ascii?Q?9JT8pS9KVtjfjwalCXVr/sPC6vZ2PX/AzA+Wa7RQW02vqpJgP3GM+DpeR8M2?= =?us-ascii?Q?/9sAMzKx3SEzO8282NqIT4IE7KJjFz2clmT+3WC+4q57LsD01tMCT2tzns8T?= =?us-ascii?Q?Ao97+w+dpFG40mSqY1fMbavHBHuyIRkW6sizjbiwfDNL67dwCM+prpmUxMoj?= =?us-ascii?Q?PtYJ+vVKreHvACuCIvDE1psRBR8Jfbfsa1JZVwF2dXcw4lfx+iVc1U4dophM?= =?us-ascii?Q?RIO8M4VNF+criCq8uo6p9YwXz+ROLE/pS94RcWnJ2zxcGk6ZsXg5Hs7MtHpg?= =?us-ascii?Q?iKSfwUTCNcVTv6h9vb5UrRrBKxsjZM3PVa2Bri21XBtzpjYQKDGZnZ8MahKf?= =?us-ascii?Q?wOKCReFjNtWyAEpbvJ2+aCPE4QccmMLjzlnlJwtharF4mL7IuuF0ImFx6iHR?= =?us-ascii?Q?ZWoGQFDvq3B1XplWXf1euAamWsnBzCkImqPkwUzF3c63iz6k367YPxm80min?= =?us-ascii?Q?E4Si8AfN1PLfzcSfdvhSUS78hxDyoDykAa3n6+vNpmjgCQtrBRyXFxpjIctA?= =?us-ascii?Q?bdfe46pZpgH3Mjkv3Gmf8vw5mz+83RaPcKUoKRwbFLCLAaLhVJUWUpR9Ck+8?= =?us-ascii?Q?7mz8wkUBGnsZW6oNNqUiTf13P9dJLxMa79RGO2I1h9xXWeFIeeu9VR6mPP9d?= =?us-ascii?Q?aSZ8N+WNLQvQQ2O7kgvDe8VDumzQuXdmm4+zdF05pbUV2frLuZDMNjS/2q+/?= =?us-ascii?Q?e8GDGs+Es+j6NIGO++N56mdWAjXMoy2Ai1T9n0DfIdunQuZOhvoX8qNAdWpS?= =?us-ascii?Q?P3va9ral+kJkANEUIaMEF/mqMF8edDIQUoTxSvGfBPsZ4XEn1KEHwSWILmG5?= =?us-ascii?Q?5wDD1akM3hgtnnhXj0SsHpxgNIsVjS5RCb5H73F675gr2JAfllrrk/iWr2bi?= =?us-ascii?Q?i67Y9pDo60taU54B0j+XTo+VzLzi1iqlX9cohQ/ZBt0cznUTKyO6Qq2y3RiM?= =?us-ascii?Q?rxKlZ9I9m149NdjUH0rsU+QoEt7nDeWsWURkCS+lXqIOpIXimje4ZsZyaxuh?= =?us-ascii?Q?53UgsykHatXCBUP7Ziv3Dl7Z6hBBZmDt7PzBNGU7PVCTWwc62BBf7eMcecib?= =?us-ascii?Q?C7bqHELu3Uh5vmQft5p5O4t/RFoKB6GMBrWSjgQv7scGmij5lAhdlfaUI6LN?= =?us-ascii?Q?CReSYfCaiB619PO3LNhDZYuuJAYqSfeL0zylGYBDjgDHTOrT5KCW8sUAf/tV?= =?us-ascii?Q?p4qXhSZ8E0Gjhau03/eHGW5+32875aejGhEqc/nko9+6sNN/pTdzgBZBYvjB?= =?us-ascii?Q?V0gb61foJ1KgUDfMv/M8yLdnq3sD1NgxyylWYT6m0C3DIgcM+SpVdAUJwX0w?= =?us-ascii?Q?m6mcI3CMTW9z41dRXQjYQYuXxv/9kBjbkXJZI+ed?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(7416014)(376014)(1800799024)(36860700013)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 16:19:59.9223 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: acba715b-368b-4802-5701-08de26be5259 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF0003922E.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR10MB6307 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDEzMSBTYWx0ZWRfX3w67ibFLGmRE vSNe/tli8e3MpHUZqMd3C1f5o2AX6RrO35x38jAnP2Zg976yUeWmD0/JFSorIIJymodGAD3YYAw +TBLpPlh7MJivv5vjXsWJODxN/JErdgQItccZ3rCdHx8HGAnbxbSxlc9JIfeqIcGVYRKfYceNze 6u6zL2Bi/XGuXzBaeo44DnCpqqrQiDWaVLklri2I63h72mlbgjRtkbzPRqEFbQQeh/8v0jSJ08l lWsoYDUsZ7KSv5pltOaKsFjFc2uzJFWpgiHXdCySdnjQyl/nIlE7K+VU/8HkASrvKXNXj/ryUhL JLMFIs/Qy7nu2vNOUX+nIDZ3grPeAtY3Bz2zddtvGmkq+uaErilJ5UTSx1AczNvbNzJoEZZnKcq FQZfJC6rf1v2ht8+CAs/TC5x5kcb6Q== X-Proofpoint-GUID: lR-qrqNvUpNbkdQ4B5vt0izYYiQd0EW0 X-Authority-Analysis: v=2.4 cv=Uqhu9uwB c=1 sm=1 tr=0 ts=691c9cb4 cx=c_pps a=IcPIPwgAtlgZYoiLq5rGsA==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=y9YUpebZf6kA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=aNayrZUiNngYzDPniTAA:9 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: lR-qrqNvUpNbkdQ4B5vt0izYYiQd0EW0 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-18_02,2025-11-18_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 clxscore=1015 priorityscore=1501 suspectscore=0 adultscore=0 phishscore=0 bulkscore=0 malwarescore=0 lowpriorityscore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180131 Content-Type: text/plain; charset="utf-8" From: Pascal Paillet Add heartbeat LED on stm32mp215f-dk. Signed-off-by: Pascal Paillet Signed-off-by: Antonio Borneo --- arch/arm64/boot/dts/st/stm32mp215f-dk.dts | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp215f-dk.dts index 8571dcf427fc4..6d10b0641d2bf 100644 --- a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp215f-dk.dts @@ -6,6 +6,8 @@ =20 /dts-v1/; =20 +#include +#include #include "stm32mp215.dtsi" #include "stm32mp21xf.dtsi" #include "stm32mp21-pinctrl.dtsi" @@ -23,6 +25,18 @@ chosen { stdout-path =3D "serial0:115200n8"; }; =20 + gpio-leds { + compatible =3D "gpio-leds"; + + led-blue { + function =3D LED_FUNCTION_HEARTBEAT; + color =3D ; + gpios =3D <&gpioz 3 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + default-state =3D "off"; + }; + }; + memory@80000000 { device_type =3D "memory"; reg =3D <0x0 0x80000000 0x0 0x80000000>; --=20 2.34.1