From nobody Tue Feb 10 00:57:48 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D967136C5A4 for ; Tue, 18 Nov 2025 16:02:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763481779; cv=none; b=BaeGqf5ygf9v53O4iCsXkTFoZ4/GZ5Gn4DPJ7O0KC1Z7wJgrOqAnebJWOOi7N4btnAUTNNH1gJykWLM7DJ4DcLXLa6UVhy11TS7KKLZixaxP0F86wri3u17mjNcYbZLP2SCTWwVZzmU49Xm2Y7czEE8MeJIN61ms0dihqbmQRBI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763481779; c=relaxed/simple; bh=YDmC2z63xnyncBVrO7Ltif8kw4rumvv6Ka6aN/+Z8sc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rEbliGnZQUFaOfpp95eEjGkHzb5n+Qp0yINMXoVOniKDk5N6SC0khPjVzqKCwNbDnipYYm4J087lffjaJie1dgOZx1g2P1heJCa+vcZHmy7xD0/d37zQu/xvNJLgukXOM+iSOkLsNODf6rBOpFndwo3PF4V/DzWz4ktf/Z6TDgU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=m8w4Yd+F; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="m8w4Yd+F" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-4779cb0a33fso36926235e9.0 for ; Tue, 18 Nov 2025 08:02:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1763481776; x=1764086576; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=WSJqWy4wfSXZhaQaKW322RhPmT1j8xGKth4T2OfqmIA=; b=m8w4Yd+FBl7uxkV9TfR9iVZ73Z+KcDaO1V3eBhPD8mRrJgiMauuD6DzqAN9GJj7/1f w68teIeaSzTB9h9omE0nSLW9800ItuX3ZoHWwEmjPwWnxTWSBFYfLlIxxbQmZGC39IOX LKeW5aZZaE56AKG5QZSQNVCHG7GggPnBKOhB2zjH97IwMlQw4Ivxk2fOvsbHFfWaRmcr RHhu0MsrT//HE1AadVC9clJLCcOgtePXhzScJAjyarlBR5GH7RAEt2g+72+7/k2oSkDv XHI4diMNlfqScPDp17WtZWJYHwHFYmI4AUoth1LdQHvLpI1M/EBR/nWnKbmfa9dPFeV1 qh4Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763481776; x=1764086576; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=WSJqWy4wfSXZhaQaKW322RhPmT1j8xGKth4T2OfqmIA=; b=lWBBSov/g+xhA5ZZ2NxMtnvsS2Rj4bvOKMvgn8zfd0gmUL8OrrnkRpmncHyOIxO/ov FwCvWU0UwKv6O7NgZtAQ62+dpR0R3wOqa26/vbUQWY+s3X8R6ilnW+hdTxV5FaeTM2Il Ud3ntsz1pB95weZYPtOmvxj+GYJ20fLHhqTLfhZYMhqVxHw3C5jM3nS8FUgrYMXKLJGH yNdFO2xds/rkBwM3rctWthygfijCncP2Kh5hm+Y4JNpSoMK4aqJh74SLB0V3SzEh4n8x +ki8On38iHIgy29HW2L/wRdVR0mcI8wdkhJ93bUf2SuWzFOACFRWjcN1Ry7Zdv2wXEZk LH8w== X-Forwarded-Encrypted: i=1; AJvYcCUG1MsXpHqyKHUHkJIiluF/705JSawjII3t98AwTpavtY3xqK9yuR+s/7AhPklXczt4QWDxs00ok5eZ750=@vger.kernel.org X-Gm-Message-State: AOJu0YzGyc6MXBsRytdSXAZJIyG4MqSvOzw4UWMGN2co+CtO9eG63YM3 nE4Bqp1Ph6f22FoGf6XfRf21IlIQ9I4sP9eHz/dgk3iHT01r5MNrXOVrIsiTKSHv4cA= X-Gm-Gg: ASbGncuh8sMNuK5aAe6UEDICMfITLQazvSRwKvsdpgdMRdYJowxtWFYlfIPJRJHFu8k 00Q2xg71H+YKz1pICwzBuktTvkHWnUTyXNJKDG2vr/P3VWhomF5PY5B0MeQVx9XsRNfKJXL8e5q OEDDxSMfu86JDhr++9nWMsHpOOv37jBsQV1DbTpdvN4rNYX5TxClTF/wG+Wu1nqGdymSzYY/Zck JX9sjdsx4at5u2/p/ioh+wcAS3Dgq/4bb7XnEx+bJaA7sRSM4NpizOwPHHK8k2Gew8/KDrcmIkX LM8GODzhs18tUWALR4w/o5Ovy7C5GtxSrHE6c+c+uL3MpfeFOI1xfmm3zc6kFc0JogQIjZEdPqK Tnebi5l+dyN5B3u5VieUmtNY6mWwnNJC1x7ccsf1P/KblebotyUV8+QQIs7HJaLEq3c7AMjF1+9 qtmSOYTPW8Xqpcp5tDS1o= X-Google-Smtp-Source: AGHT+IG+BDNHdoKr+nmoBcJhjAG/ZnTb/B28SkxQADb4sfx6Pq139Gu1ATJ4y3Mlt9Ib3CscQR65Pg== X-Received: by 2002:a05:600c:1f12:b0:471:c72:c7f8 with SMTP id 5b1f17b1804b1-4778fe9b44dmr169442525e9.21.1763481776169; Tue, 18 Nov 2025 08:02:56 -0800 (PST) Received: from vingu-cube.. ([2a01:e0a:f:6020:76db:cf5c:2806:ec0b]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4779fc42f25sm171954575e9.6.2025.11.18.08.02.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Nov 2025 08:02:52 -0800 (PST) From: Vincent Guittot To: chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, s32@nxp.com, bhelgaas@google.com, jingoohan1@gmail.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, Ionut.Vicovan@nxp.com, larisa.grigore@nxp.com, Ghennadi.Procopciuc@nxp.com, ciprianmarian.costea@nxp.com, bogdan.hamciuc@nxp.com, Frank.li@nxp.com, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev Cc: cassel@kernel.org Subject: [PATCH 2/4 v5] PCI: dw: Add more registers and bitfield definition Date: Tue, 18 Nov 2025 17:02:36 +0100 Message-ID: <20251118160238.26265-3-vincent.guittot@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251118160238.26265-1-vincent.guittot@linaro.org> References: <20251118160238.26265-1-vincent.guittot@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add new registers and bitfield definition: - GEN3_RELATED_OFF_EQ_PHASE_2_3 field of GEN3_RELATED_OFF - 3 Coherency control registers Signed-off-by: Vincent Guittot Reviewed-by: Frank Li --- drivers/pci/controller/dwc/pcie-designware.h | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/con= troller/dwc/pcie-designware.h index e995f692a1ec..e60b77f1b5e6 100644 --- a/drivers/pci/controller/dwc/pcie-designware.h +++ b/drivers/pci/controller/dwc/pcie-designware.h @@ -121,6 +121,7 @@ =20 #define GEN3_RELATED_OFF 0x890 #define GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL BIT(0) +#define GEN3_RELATED_OFF_EQ_PHASE_2_3 BIT(9) #define GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS BIT(13) #define GEN3_RELATED_OFF_GEN3_EQ_DISABLE BIT(16) #define GEN3_RELATED_OFF_RATE_SHADOW_SEL_SHIFT 24 @@ -138,6 +139,13 @@ #define GEN3_EQ_FMDC_MAX_PRE_CURSOR_DELTA GENMASK(13, 10) #define GEN3_EQ_FMDC_MAX_POST_CURSOR_DELTA GENMASK(17, 14) =20 +#define COHERENCY_CONTROL_1_OFF 0x8E0 +#define CFG_MEMTYPE_BOUNDARY_LOW_ADDR_MASK GENMASK(31, 2) +#define CFG_MEMTYPE_VALUE BIT(0) + +#define COHERENCY_CONTROL_2_OFF 0x8E4 +#define COHERENCY_CONTROL_3_OFF 0x8E8 + #define PCIE_PORT_MULTI_LANE_CTRL 0x8C0 #define PORT_MLTI_UPCFG_SUPPORT BIT(7) =20 --=20 2.43.0