From nobody Mon Feb 9 13:01:50 2026 Received: from CH1PR05CU001.outbound.protection.outlook.com (mail-northcentralusazon11010017.outbound.protection.outlook.com [52.101.193.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BBE2E35A135; Tue, 18 Nov 2025 14:07:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.193.17 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763474876; cv=fail; b=b6sd7I6q5kPS9jVz0oVwSeYkPLj/nNX5XJSuHt7xyI7uRsEISN7caoxBORh52PlAEqoTVPAvF1arvAo2+royfxhPUMoBx3x0luq8UBSS5i7SvG+2uO+KX00hkkpNC47RC2hw3Gw487pBy70uUKH6JCEF2S8lGSmOBCZpjI2LYzU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763474876; c=relaxed/simple; bh=V2vWTB/gNnzE+H/bagNXVf7yLkSMAm/Zc9Ae7Jp/ti0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Il8yfSOwdPtS3vDcVvHD+dKtZ6CwOaOENIwubNsGyF/FmGPCX/DcDm4GKuJ8GAihGU3uwOFL8ChloGO+C7e5rCt+BE0EpJ/Dc0BE+xl9fMGFGX3yr77ZE7DNHZ8yOxBEGq7RRR1zfwkqMs+a5+ERtSmq5tJ4S3RT2AcMIDK9qTM= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=fUZihiv6; arc=fail smtp.client-ip=52.101.193.17 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="fUZihiv6" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=EEr5KRdjIw4cS/ym3kLzpBzU3sLXTlcYmx0qNDLl7U5qdmoKXyztmNqHYq/YrMEATuxt0yUpLOM2r5cleQfCJkTVmcm83HYaCkWWEuETR0eOTQi+pMTBOz1Ybdck3ssZgZzKjYjmROiaDMJKOPRYBthesRhEupKMTY5FbkXPOG0fmuHTSl5LehELwARgs9tlVQSgo/1CekA2cphxY4Cy8wBSCkBCNhfatOokoM55p59WF0S7F7trE8GH/fo9TpF1zSvfmUE0sdpdf5c+c5nyH6zxH2UqUZLg9NELWzxz8wuEZiYt0P6SwcQ+vieOi3VwkQ+vgX1y1pJIFXexFUjJ9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=nWpoHKong/aFqIjeiHu1NgO4HJViEp5/t0TPfrtcCkg=; b=KtobfHe7NPy0lDhIyPKfLknMnfGJloyh3AVrrkT6/49G1yVo/B7Jm34aOS36hfVTnKhBXNYQ2LZ5KG++Ediojnm9q+iBrSrsZtiODCCa3HBRi+dfDijSRWVRJI/f5L4INPBxK4Cxb5gCT1srmQ5RKttJExSXEQW4+Q/8/Sa69dWwV7e6Y+GxElc/5JeGCP+pD2Qg1L416DeAVF0v6CEszplGbScp+SfmyUJ33A0/2nByNbM0tusdXYl4fxv40hHxZHsdEh2OjO2xG6WkeWbOLSUN3O3Ya4Ad4ADMAu7Zyfd8med75n4ZnMX/Gk/6RlEG8EK1zAEFou70HzMNdRW+hw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=nWpoHKong/aFqIjeiHu1NgO4HJViEp5/t0TPfrtcCkg=; b=fUZihiv6o8I0Gyo9gtwBamHNqu65zvpE7gzSt2o0SnJA+6NtWsIZCtJR/NsyA69hl38zcgsAb4LSvjLOyQd2i/7sXq5KddByBp6cgKo1qNqZPJ0U7xi8+jej0a3MSyhqgPeA177O53LYAVIEEfrwRM1mDBovVIJZCg3LIiPbFBpWRb57bt3ANc7ndGVM4rchnicmFnbMlkIwErC4KEJ/nAhY2E93JNj7ijgrTJW2ViWCq7PT0IOkkYR1KAv7E08+pLuMgJ4wyskDWJ+8CPuOiSd402X4RV+dnZ7AnYo9KbhvNc8SDWZuuu/T/LWcIPkfBxKBhoQo+QDUYMHBw1mJkQ== Received: from SJ0PR13CA0081.namprd13.prod.outlook.com (2603:10b6:a03:2c4::26) by PH7PR12MB8154.namprd12.prod.outlook.com (2603:10b6:510:2b9::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 14:07:51 +0000 Received: from SJ5PEPF00000205.namprd05.prod.outlook.com (2603:10b6:a03:2c4:cafe::f) by SJ0PR13CA0081.outlook.office365.com (2603:10b6:a03:2c4::26) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9343.10 via Frontend Transport; Tue, 18 Nov 2025 14:07:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SJ5PEPF00000205.mail.protection.outlook.com (10.167.244.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 14:07:50 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 18 Nov 2025 06:07:30 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 18 Nov 2025 06:07:30 -0800 Received: from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Tue, 18 Nov 2025 06:07:26 -0800 From: Akhil R To: , , , , , , , , CC: , , , Subject: [PATCH v13 5/6] i2c: tegra: Add support for SW mutex register Date: Tue, 18 Nov 2025 19:36:19 +0530 Message-ID: <20251118140620.549-6-akhilrajeev@nvidia.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20251118140620.549-1-akhilrajeev@nvidia.com> References: <20251118140620.549-1-akhilrajeev@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-NVConfidentiality: public Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ5PEPF00000205:EE_|PH7PR12MB8154:EE_ X-MS-Office365-Filtering-Correlation-Id: 0f9a096c-f8d2-4a84-7774-08de26abdc39 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|376014|1800799024|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?5tWmHOc/KR6UeNyIdkCceqTQjQoREPfl6LBPEc0W+aBpYWU/kGxgoe8ixFTo?= =?us-ascii?Q?CtIRyHQQcFLRY20TiAdAJmWcuTP/V9n52mrZZyI2yZemGuBD8cnEQaEMOTQO?= =?us-ascii?Q?ziFFa+igZT0f8UX/38e+o1G2bRP/5XicbizGu847aUxGZvoEHy6USJPrz7mn?= =?us-ascii?Q?A04+WufjJPIdv/HT/gEA9fGeuVKX2p8TU1w/vfXZhFd6bzRH+G9AOVDnYf2Y?= =?us-ascii?Q?CUKFzR1hGRLYEUwldix8qOXzIEfLC3B/6x66s7dx5ExN3vzEmXCL/STraX2/?= =?us-ascii?Q?yMHquQqWKqI1eKOZfE33lvePr1WYqHIdfxauQ0JoAPX99tMF1KQrD/cb67MH?= =?us-ascii?Q?Lt13wSV2DmVLPzA+984zA2ibeXi/OTFqUuGgXRTifhqmRKJlaWSFrwclUgAE?= =?us-ascii?Q?NpPxugb3l7uH3l0XkxRYwiH81GQ7Fauc7usj1ilzFvp7JI5hLGiRMpl32xLS?= =?us-ascii?Q?EuchWEVyMp2gcKEnrSG+ueAJ0yBiORyyVQB/Pw16bzi1T+gCwEiH4rHshKFY?= =?us-ascii?Q?cIJolVQqPaln+MNIGCeYIPghWzN9G1fEq00avfUE3SAFg5+5xNQoJhYfnwL9?= =?us-ascii?Q?L+2YM13S0+hZ967etdY0iBEX1mfR1CNHnNbAXAuHdzlAudD7h9+gwdrz4Dll?= =?us-ascii?Q?9sPdMY9tgzb/6zWBahOQHT/7LNMyVUPCmfVwo6+rDuWYSJlcRRcsJl5pz0f+?= =?us-ascii?Q?bM4zcnam9PxmDbZkpBLrVjjBRG37SvfnbeOAvaJt/56NC99n6mJoX2kBnYFT?= =?us-ascii?Q?g9pEP9BAEjqUVciSUAUhGI9k154ue+rsLqNUjXCJLim58FNwqrRa/L04X1UN?= =?us-ascii?Q?fxc0nZ2W0r0bPDJLR2lL4w51JLVsTNmTbW8xEl5ON1f7bEMvWL3+sOl3zgeS?= =?us-ascii?Q?ELhxZ0Ke5YOFsKJM0q+oM+tmZHWXwy4khSGsyiATDyVnF5+8Pb9aTNJ4U2aY?= =?us-ascii?Q?yF03cHU/OnLZdNw0hs01TX/l2sWAB7QxSOIa35VOkkTek/ZvHRIoDzCIfzL0?= =?us-ascii?Q?PL6qQa23ZUILKiTtqokceq16sO9UsqYydxDttC4doyXTOGwXQOYqMl8Pv3UM?= =?us-ascii?Q?VTsXQD6OubtclXCEjicdf82OFpcK/0XUbIypUBI0v3vJbutDhq+rU63j9My1?= =?us-ascii?Q?1eB9Ii8v7jM1/YAd0prso4dWriKx5GVdpMimg7CXjUXUP/L+ggTlZMimMurN?= =?us-ascii?Q?FRUANrc71fhDOM7WLKGyrP3hg28BWv+09GqITrMBn4H878mKCX3a8v8FJfcM?= =?us-ascii?Q?rD9oklyHWJKqRRoMhVaHA3ywYkRTbg89GeUfi59dTJL/PO7dXylCH10MkFDh?= =?us-ascii?Q?I5cFZ4FOuVVPhtux7woleZGef46U/gHub2GDnil7n2AZtM8ghm4qMBZ34Kby?= =?us-ascii?Q?vEW8o4goErhQ8ggv3RGYB1eTRCYznuCGL96X1ph9/mSjppTqrwTbQ4MfLMEE?= =?us-ascii?Q?YyMTqb/w4nfeIGnMnwtcuAnhEx4iet77K9acSWXD4geQ61f4m7UUe5wvJz5M?= =?us-ascii?Q?lVLRaRKfiyMcBYJ5TGzHgC71fITtx9OeGoMGqwECXgdH/B4NgW/zUmsjJAbC?= =?us-ascii?Q?IRyP16orjL8sS+VkOl0=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(376014)(1800799024)(36860700013);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 14:07:50.7945 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 0f9a096c-f8d2-4a84-7774-08de26abdc39 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ5PEPF00000205.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB8154 Content-Type: text/plain; charset="utf-8" From: Kartik Rajput Add support for SW mutex register introduced in Tegra264 to provide an option to share the interface between multiple firmwares and/or VMs. This involves following steps: - A firmware/OS writes its unique ID to the mutex REQUEST field. - Ownership is established when reading the GRANT field returns the same ID. - If GRANT shows a different non-zero ID, the firmware/OS retries until timeout. - After completing access, it releases the mutex by writing 0. However, the hardware does not ensure any protection based on the values. The driver/firmware should honor the peer who already holds the mutex. Signed-off-by: Kartik Rajput Signed-off-by: Akhil R Reviewed-by: Jon Hunter Acked-by: Thierry Reding --- v7 -> v8: * Use `bool` instead of `int` for `locked` variable in tegra_i2c_mutex_lock() function. v6 -> v7: * Return bool from tegra_i2c_mutex_acquired() and tegra_i2c_mutex_trylock() functions. * Move `has_mutex` check inside tegra_i2c_mutex_lock/unlock functions. * Remove redundant empty line added in tegra_i2c_xfer() in v6. * Fix pm_runtime_put() not getting called if mutex unlock fails. * In tegra_i2c_mutex_lock() simplify the logic to check if the mutex is acquired or not by checking the value of `ret` variable. * Update commit message to describe the functioning of SW mutex feature. v4 -> v6: * Guard tegra_i2c_mutex_lock() and tegra_i2c_mutex_unlock() to ensure that they are called on platforms which support SW mutex. v3 -> v4: * Update timeout logic of tegra_i2c_mutex_lock() to use read_poll_timeout APIs for improving timeout logic. * Add tegra_i2c_mutex_acquired() to check if mutex is acquired or not. * Rename I2C_SW_MUTEX_ID as I2C_SW_MUTEX_ID_CCPLEX. * Function tegra_i2c_poll_register() was moved unnecessarily, it has now been moved to its original location. * Use tegra_i2c_mutex_lock/unlock APIs in the tegra_i2c_xfer() function. This ensures proper propagation of error in case mutex lock fails. Please note that as the function tegra_i2c_xfer() is already guarded by the bus lock operation there is no need of additional lock for the tegra_i2c_mutex_lock/unlock APIs. v2 -> v3: * Update tegra_i2c_mutex_trylock and tegra_i2c_mutex_unlock to use readl and writel APIs instead of i2c_readl and i2c_writel which use relaxed APIs. * Use dev_warn instead of WARN_ON if mutex lock/unlock fails. v1 -> v2: * Fixed typos. * Fix tegra_i2c_mutex_lock() logic. * Add a timeout in tegra_i2c_mutex_lock() instead of polling for mutex indefinitely. --- drivers/i2c/busses/i2c-tegra.c | 93 ++++++++++++++++++++++++++++++++++ 1 file changed, 93 insertions(+) diff --git a/drivers/i2c/busses/i2c-tegra.c b/drivers/i2c/busses/i2c-tegra.c index b2fe8add895b..51af857d44d6 100644 --- a/drivers/i2c/busses/i2c-tegra.c +++ b/drivers/i2c/busses/i2c-tegra.c @@ -137,6 +137,14 @@ =20 #define I2C_MASTER_RESET_CNTRL 0x0a8 =20 +#define I2C_SW_MUTEX 0x0ec +#define I2C_SW_MUTEX_REQUEST GENMASK(3, 0) +#define I2C_SW_MUTEX_GRANT GENMASK(7, 4) +#define I2C_SW_MUTEX_ID_CCPLEX 9 + +/* SW mutex acquire timeout value in microseconds. */ +#define I2C_SW_MUTEX_TIMEOUT_US (25 * USEC_PER_MSEC) + /* configuration load timeout in microseconds */ #define I2C_CONFIG_LOAD_TIMEOUT 1000000 =20 @@ -214,6 +222,7 @@ enum msg_end_type { * @has_interface_timing_reg: Has interface timing register to program the= tuned * timing settings. * @enable_hs_mode_support: Enable support for high speed (HS) mode transf= ers. + * @has_mutex: Has mutex register for mutual exclusion with other firmware= s or VMs. */ struct tegra_i2c_hw_feature { bool has_continue_xfer_support; @@ -244,6 +253,7 @@ struct tegra_i2c_hw_feature { u32 setup_hold_time_hs_mode; bool has_interface_timing_reg; bool enable_hs_mode_support; + bool has_mutex; }; =20 /** @@ -388,6 +398,76 @@ static void i2c_readsl(struct tegra_i2c_dev *i2c_dev, = void *data, readsl(i2c_dev->base + tegra_i2c_reg_addr(i2c_dev, reg), data, len); } =20 +static bool tegra_i2c_mutex_acquired(struct tegra_i2c_dev *i2c_dev) +{ + unsigned int reg =3D tegra_i2c_reg_addr(i2c_dev, I2C_SW_MUTEX); + u32 val, id; + + val =3D readl(i2c_dev->base + reg); + id =3D FIELD_GET(I2C_SW_MUTEX_GRANT, val); + + return id =3D=3D I2C_SW_MUTEX_ID_CCPLEX; +} + +static bool tegra_i2c_mutex_trylock(struct tegra_i2c_dev *i2c_dev) +{ + unsigned int reg =3D tegra_i2c_reg_addr(i2c_dev, I2C_SW_MUTEX); + u32 val, id; + + val =3D readl(i2c_dev->base + reg); + id =3D FIELD_GET(I2C_SW_MUTEX_GRANT, val); + if (id !=3D 0 && id !=3D I2C_SW_MUTEX_ID_CCPLEX) + return false; + + val =3D FIELD_PREP(I2C_SW_MUTEX_REQUEST, I2C_SW_MUTEX_ID_CCPLEX); + writel(val, i2c_dev->base + reg); + + return tegra_i2c_mutex_acquired(i2c_dev); +} + +static int tegra_i2c_mutex_lock(struct tegra_i2c_dev *i2c_dev) +{ + bool locked; + int ret; + + if (!i2c_dev->hw->has_mutex) + return 0; + + if (i2c_dev->atomic_mode) + ret =3D read_poll_timeout_atomic(tegra_i2c_mutex_trylock, locked, locked, + USEC_PER_MSEC, I2C_SW_MUTEX_TIMEOUT_US, + false, i2c_dev); + else + ret =3D read_poll_timeout(tegra_i2c_mutex_trylock, locked, locked, USEC_= PER_MSEC, + I2C_SW_MUTEX_TIMEOUT_US, false, i2c_dev); + + if (ret) + dev_warn(i2c_dev->dev, "failed to acquire mutex\n"); + + return ret; +} + +static int tegra_i2c_mutex_unlock(struct tegra_i2c_dev *i2c_dev) +{ + unsigned int reg =3D tegra_i2c_reg_addr(i2c_dev, I2C_SW_MUTEX); + u32 val, id; + + if (!i2c_dev->hw->has_mutex) + return 0; + + val =3D readl(i2c_dev->base + reg); + + id =3D FIELD_GET(I2C_SW_MUTEX_GRANT, val); + if (id && id !=3D I2C_SW_MUTEX_ID_CCPLEX) { + dev_warn(i2c_dev->dev, "unable to unlock mutex, mutex is owned by: %u\n"= , id); + return -EPERM; + } + + writel(0, i2c_dev->base + reg); + + return 0; +} + static void tegra_i2c_mask_irq(struct tegra_i2c_dev *i2c_dev, u32 mask) { u32 int_mask; @@ -1443,6 +1523,10 @@ static int tegra_i2c_xfer(struct i2c_adapter *adap, = struct i2c_msg msgs[], return ret; } =20 + ret =3D tegra_i2c_mutex_lock(i2c_dev); + if (ret) + return ret; + for (i =3D 0; i < num; i++) { enum msg_end_type end_type =3D MSG_END_STOP; =20 @@ -1472,6 +1556,7 @@ static int tegra_i2c_xfer(struct i2c_adapter *adap, s= truct i2c_msg msgs[], break; } =20 + ret =3D tegra_i2c_mutex_unlock(i2c_dev); pm_runtime_put(i2c_dev->dev); =20 return ret ?: i; @@ -1551,6 +1636,7 @@ static const struct tegra_i2c_hw_feature tegra20_i2c_= hw =3D { .setup_hold_time_hs_mode =3D 0x0, .has_interface_timing_reg =3D false, .enable_hs_mode_support =3D false, + .has_mutex =3D false, }; =20 static const struct tegra_i2c_hw_feature tegra30_i2c_hw =3D { @@ -1580,6 +1666,7 @@ static const struct tegra_i2c_hw_feature tegra30_i2c_= hw =3D { .setup_hold_time_hs_mode =3D 0x0, .has_interface_timing_reg =3D false, .enable_hs_mode_support =3D false, + .has_mutex =3D false, }; =20 static const struct tegra_i2c_hw_feature tegra114_i2c_hw =3D { @@ -1609,6 +1696,7 @@ static const struct tegra_i2c_hw_feature tegra114_i2c= _hw =3D { .setup_hold_time_hs_mode =3D 0x0, .has_interface_timing_reg =3D false, .enable_hs_mode_support =3D false, + .has_mutex =3D false, }; =20 static const struct tegra_i2c_hw_feature tegra124_i2c_hw =3D { @@ -1638,6 +1726,7 @@ static const struct tegra_i2c_hw_feature tegra124_i2c= _hw =3D { .setup_hold_time_hs_mode =3D 0x0, .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D false, + .has_mutex =3D false, }; =20 static const struct tegra_i2c_hw_feature tegra210_i2c_hw =3D { @@ -1667,6 +1756,7 @@ static const struct tegra_i2c_hw_feature tegra210_i2c= _hw =3D { .setup_hold_time_hs_mode =3D 0, .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D false, + .has_mutex =3D false, }; =20 static const struct tegra_i2c_hw_feature tegra186_i2c_hw =3D { @@ -1696,6 +1786,7 @@ static const struct tegra_i2c_hw_feature tegra186_i2c= _hw =3D { .setup_hold_time_hs_mode =3D 0, .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D false, + .has_mutex =3D false, }; =20 static const struct tegra_i2c_hw_feature tegra194_i2c_hw =3D { @@ -1727,6 +1818,7 @@ static const struct tegra_i2c_hw_feature tegra194_i2c= _hw =3D { .setup_hold_time_hs_mode =3D 0x090909, .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D true, + .has_mutex =3D false, }; =20 static const struct tegra_i2c_hw_feature tegra256_i2c_hw =3D { @@ -1758,6 +1850,7 @@ static const struct tegra_i2c_hw_feature tegra256_i2c= _hw =3D { .setup_hold_time_hs_mode =3D 0x030303, .has_interface_timing_reg =3D true, .enable_hs_mode_support =3D true, + .has_mutex =3D true, }; =20 static const struct of_device_id tegra_i2c_of_match[] =3D { --=20 2.50.1