From nobody Tue Dec 2 02:49:48 2025 Received: from PH7PR06CU001.outbound.protection.outlook.com (mail-westus3azon11010061.outbound.protection.outlook.com [52.101.201.61]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4409A3019BD; Tue, 18 Nov 2025 07:44:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.201.61 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451883; cv=fail; b=gysSn2u8N6rtNQ0cDAn/mED6AkQk4+rHwgcuwKNYGyWc2ijSHDVhzTFPRHfM6J9qVzb0EdEZBTLlKHZD13R/NlSdgUA4EPgZb3KKDMZquXud3QA5V0JiEQBH25nq3i9VrHv+eFCp7aury38IdUgGAsorm15WY1GvIud5P06YDKE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451883; c=relaxed/simple; bh=g6AMwCLfc5a7zci494G1NRGy9JIzS0WNKYLoOLKUp1Q=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=p0UlUg6B4PQrJiEAB0Al96yavolQ5N1SMdmmtyPC8CQZ1jHeB+k5i+lpPdokV05O6uIkPKlubTvIpnW+wnMl3KTDHyGxqRiX5KVS2q+R9S7/d+/i8APGoT/k75XROBjyfym9/s1Xzpj4m89RwdH9Lm0dKUjLtnThNt5k/GqF4YY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=FJM21Gx/; arc=fail smtp.client-ip=52.101.201.61 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="FJM21Gx/" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=PBcTcNily5LKo6w7ddu65lmqfRZBuOYSQFqUOo41A+UVHUzn9mn3cP6jka6f/fOj5mQuwCoEcn7Eytw5gxduF35v4YY99rAyFUATlzH/R07JdSaCAtITsRmoO0v9LfFvWcdGD811Sjm/Ok99wslb6VwfYymXC9RRug1Wuq9+EnT1G29TzrOxRoRhBNt9t+Riw759qYDX8+KkwIXAXIpdEHdnXrKQ7qQPqAWv47+iPXbgV44Do26l9IcqvLAbmHu4iH+HLqlCtCWCSi/oiq5CdLKnCeB1cNf8O++wdF0VRzmmJv+ak7M9bR4emoOgZkPcaKVJDiJ4p8mxSndp1nvhnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=UX+yDiEszkqqKiQpnoloD7v6MJNEffQxbLbhM6vRI/U=; b=WSfyP1Lpf8CxYozjTnFjl1Gh8LkVOHfu8ozRd2SXNjfLGZSHQpMo+O7jAfA7oPnD9FWRKCSQ8dpWuMqvNLTKKybFsEHZhxub1HG4T6i32ao1Ta76AXvpljR5aqX8ycKCVaG7zr+GO9XvIQcj77vA1pXlNU+GVx/1Yix42KgcatYfa+dPOg3ts0wqgzRDWBPgMl66G6Q0IQ5NNCO54biZgpc7hjrM82WLAdDQfQuXOqdwe3jzd1VCoMFvbo3jS+Uwn3tNNVaK6lpckYr+czncTj32NEKQjxuHF9Ruurf5Bt9IPYx6vToc7eqkXdLqKMDTNIzy1GNCwqhEzrvYOhxEcg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=UX+yDiEszkqqKiQpnoloD7v6MJNEffQxbLbhM6vRI/U=; b=FJM21Gx/vzHQlQNW/Y5WncSPCkS/FhlADXpPGsIvuN1NppgJgOr7iZgqZa6K2zDJjj4FwIUbq7QsIupZhBnkHx2sUYP7gMcfSZ3LWAWRR2lpTA1FBVpUD9nGTuwnMB02RzFJo68s8SKkuNi+Lm/mzoEJbzRGtyKqczNuiK5wrgzuNHEyjHEX5XZYl95mK1G8DZLgRFJBVDCkcU6qlI0hPqCNO+A8i61kNIodKhOGZQzEnyo7Vvk/k6Qw3DSw/qE/vO78C8e0JWzoxD9872AjA43uoULgfXp8s2HBJst/cwX7ab1D2JLJ+xWTgCLPX2YOR9XAP5P/WdKeXEHY8r1sTg== Received: from CH0P221CA0025.NAMP221.PROD.OUTLOOK.COM (2603:10b6:610:11d::9) by DS0PR12MB7654.namprd12.prod.outlook.com (2603:10b6:8:11d::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 07:44:38 +0000 Received: from CH1PEPF0000AD7A.namprd04.prod.outlook.com (2603:10b6:610:11d:cafe::f9) by CH0P221CA0025.outlook.office365.com (2603:10b6:610:11d::9) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9343.10 via Frontend Transport; Tue, 18 Nov 2025 07:44:38 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CH1PEPF0000AD7A.mail.protection.outlook.com (10.167.244.59) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 07:44:38 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:24 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:23 -0800 Received: from gb-nvl-073-compute01.l16.internal032k18.bmc032b17.internal032f11.internal032huang.bmc032l04.bmc (10.127.8.11) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Mon, 17 Nov 2025 23:44:23 -0800 From: To: , , , , , , , , CC: , , , , , , , , , , , , , , , , Subject: [PATCH v2 1/6] vfio/nvgrace-gpu: Use faults to map device memory Date: Tue, 18 Nov 2025 07:44:17 +0000 Message-ID: <20251118074422.58081-2-ankita@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118074422.58081-1-ankita@nvidia.com> References: <20251118074422.58081-1-ankita@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH1PEPF0000AD7A:EE_|DS0PR12MB7654:EE_ X-MS-Office365-Filtering-Correlation-Id: f4d95be2-efd7-49fb-21cd-08de2676539f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|376014|7416014|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?AvhwPtHqz5TMBv/OjrjG4WgFmR1S0aAaUEAhlZlUXG9mA6o2Sd957zf4exN9?= =?us-ascii?Q?7EOyY6xHdWh/JstqfpKwY2ldEUAZbfUbttcKJVvVoeyt67JiXs8Z/Zemsbht?= =?us-ascii?Q?Pf5LjKzV2JJrxv5WnsMy55sxzEWKUWdSgRb0EwyxUMI+x83p8eJlBWSjgzN2?= =?us-ascii?Q?XsgDwG7wUL7/iV1YdEUlfdZXHihEF3WmKAVzNGgLPMywHZC/3qN2GOWS6UQf?= =?us-ascii?Q?7+o22ZfYeX4fcjrkMf1ulNVRH1dKvHj4eiO3QLBtRNqXCcGqqYzNk5IZvvQa?= =?us-ascii?Q?i/XZ+XfcUGfQC+L7GTtjkpOlHkBcZXpziSBXUPz4jjgjajp6bniEFmB9kaGj?= =?us-ascii?Q?6Aq8e7OULdnq82UGXgH0StREQ+l5mK59qczdtrdLuPfUUr5CZhsyzoLps4oi?= =?us-ascii?Q?9TuEIwtRQq1MJD4Ck+Su2JOx4JfG03FXjPMPXFz/m3dhHwITYWYc1a5GOwnV?= =?us-ascii?Q?ApvTzbhZjlgeLBUS2TO7JW6LTkTR82XRpEL4r/Dkl2OL7N/aIszEyWPfh4ri?= =?us-ascii?Q?skaoAsQxRz8cfM6XJUFHVqfNJTDXdzQIR4aZOoznvfcYpEJs8EdhxHI9GDJm?= =?us-ascii?Q?/Ij8rbPpGHnk1Rip3r6tIys0KH3HhGKkOEP25ppn8bC0SkSvkKJErblhM5qN?= =?us-ascii?Q?JEtzIMkmDxHyHQeBpQ521PIQS+51Quo/6f04E81P1xViwQllaYRmSHTIhPsg?= =?us-ascii?Q?hbgjNSZtjwkME5Gh0kqfWTlpfozdtgmpvBEVQgfj1dlaQeagSfzMgHQu01On?= =?us-ascii?Q?1Xr0dsGSpzVmbLVGGFSS0fw+wrNYGDDMoPX37sq7z68b60lQa+bKDSfik1Mh?= =?us-ascii?Q?o5+48diw0hzCenKINZw23+11ZLVllPM8hLee32ZaJ8fwSgmGDHeg+Gy8CPTX?= =?us-ascii?Q?hZMXVuw0yWKnOrZOUpiJfEKjXdt+s3irxoGWsMefbMBSJaO+91lgn8TRkqKs?= =?us-ascii?Q?tA3dLZmDKjfJw/OLsOlypJu1x2AJdaM9pLJuemIW9ZyKYNgVER9Q4FoObUKe?= =?us-ascii?Q?FnC2L/Nc/RF6A34vul9zO2c0VTtgY2DWNLtwlHlVOvqwD/3tovA42j6ng9gr?= =?us-ascii?Q?RzZVS+6ymbiFQzZhg3r8FPtJQSyoNoQndos2AguY8NuFBiPqOiD3OypcQpbT?= =?us-ascii?Q?U2dBAP31R+cqa6PkP39JBn1AZBY/HVV8NlO/r8Fy1qMbOwTqFJGUZpWVB5p2?= =?us-ascii?Q?2tgjHLCq6WWQ5mEqstREk7po9VsXvjkh8p56BeOM4jk2nReHlpFYLES93mE4?= =?us-ascii?Q?t/X1ZO0F+yuMO92fu+oLEZEIopON9RxOpBGZpSWXoCxXD5FAlw4Wyd3LXPrZ?= =?us-ascii?Q?YL3rHKvBchHCJAym5ZpAnhELHOwxUUUYk6oOlk1y3en79mXOmfoRPH6YjW5J?= =?us-ascii?Q?O6aLb08eR+n9LmAFyLyVDHvhAekrKW02Njr2Lztlb7o4cJg+MbVVaTYu49qi?= =?us-ascii?Q?BU+3JjmxIfMdAeXf+7CuA8cRl50rCWp3RebNpk2CeRQ3Lgtdrx3EsLfxrnSC?= =?us-ascii?Q?n7HdcCKA0BQ9OXoGeYOLI51LZx3GqJKlY/eDN+mhpPmk+JQn6eXXrieX6ggA?= =?us-ascii?Q?ipNnFCHOk9GViPHgu84=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(376014)(7416014)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 07:44:38.2576 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f4d95be2-efd7-49fb-21cd-08de2676539f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH1PEPF0000AD7A.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB7654 Content-Type: text/plain; charset="utf-8" From: Ankit Agrawal To make use of the huge pfnmap support and to support zap/remap sequence, fault/huge_fault ops based mapping mechanism needs to be implemented. Currently nvgrace-gpu module relies on remap_pfn_range to do the mapping during VM bootup. Replace it to instead rely on fault and use vmf_insert_pfn to setup the mapping. Signed-off-by: Ankit Agrawal --- drivers/vfio/pci/nvgrace-gpu/main.c | 50 ++++++++++++++++++----------- 1 file changed, 31 insertions(+), 19 deletions(-) diff --git a/drivers/vfio/pci/nvgrace-gpu/main.c b/drivers/vfio/pci/nvgrace= -gpu/main.c index e346392b72f6..ecfecd0916c9 100644 --- a/drivers/vfio/pci/nvgrace-gpu/main.c +++ b/drivers/vfio/pci/nvgrace-gpu/main.c @@ -130,6 +130,33 @@ static void nvgrace_gpu_close_device(struct vfio_devic= e *core_vdev) vfio_pci_core_close_device(core_vdev); } =20 +static vm_fault_t nvgrace_gpu_vfio_pci_fault(struct vm_fault *vmf) +{ + struct vm_area_struct *vma =3D vmf->vma; + struct nvgrace_gpu_pci_core_device *nvdev =3D vma->vm_private_data; + int index =3D vma->vm_pgoff >> (VFIO_PCI_OFFSET_SHIFT - PAGE_SHIFT); + vm_fault_t ret =3D VM_FAULT_SIGBUS; + struct mem_region *memregion; + unsigned long pgoff, pfn; + + memregion =3D nvgrace_gpu_memregion(index, nvdev); + if (!memregion) + return ret; + + pgoff =3D (vmf->address - vma->vm_start) >> PAGE_SHIFT; + pfn =3D PHYS_PFN(memregion->memphys) + pgoff; + + down_read(&nvdev->core_device.memory_lock); + ret =3D vmf_insert_pfn(vmf->vma, vmf->address, pfn); + up_read(&nvdev->core_device.memory_lock); + + return ret; +} + +static const struct vm_operations_struct nvgrace_gpu_vfio_pci_mmap_ops =3D= { + .fault =3D nvgrace_gpu_vfio_pci_fault, +}; + static int nvgrace_gpu_mmap(struct vfio_device *core_vdev, struct vm_area_struct *vma) { @@ -137,10 +164,8 @@ static int nvgrace_gpu_mmap(struct vfio_device *core_v= dev, container_of(core_vdev, struct nvgrace_gpu_pci_core_device, core_device.vdev); struct mem_region *memregion; - unsigned long start_pfn; u64 req_len, pgoff, end; unsigned int index; - int ret =3D 0; =20 index =3D vma->vm_pgoff >> (VFIO_PCI_OFFSET_SHIFT - PAGE_SHIFT); =20 @@ -157,7 +182,6 @@ static int nvgrace_gpu_mmap(struct vfio_device *core_vd= ev, ((1U << (VFIO_PCI_OFFSET_SHIFT - PAGE_SHIFT)) - 1); =20 if (check_sub_overflow(vma->vm_end, vma->vm_start, &req_len) || - check_add_overflow(PHYS_PFN(memregion->memphys), pgoff, &start_pfn) || check_add_overflow(PFN_PHYS(pgoff), req_len, &end)) return -EOVERFLOW; =20 @@ -168,6 +192,8 @@ static int nvgrace_gpu_mmap(struct vfio_device *core_vd= ev, if (end > memregion->memlength) return -EINVAL; =20 + vm_flags_set(vma, VM_IO | VM_PFNMAP | VM_DONTEXPAND | VM_DONTDUMP); + /* * The carved out region of the device memory needs the NORMAL_NC * property. Communicate as such to the hypervisor. @@ -184,23 +210,9 @@ static int nvgrace_gpu_mmap(struct vfio_device *core_v= dev, vma->vm_page_prot =3D pgprot_writecombine(vma->vm_page_prot); } =20 - /* - * Perform a PFN map to the memory and back the device BAR by the - * GPU memory. - * - * The available GPU memory size may not be power-of-2 aligned. The - * remainder is only backed by vfio_device_ops read/write handlers. - * - * During device reset, the GPU is safely disconnected to the CPU - * and access to the BAR will be immediately returned preventing - * machine check. - */ - ret =3D remap_pfn_range(vma, vma->vm_start, start_pfn, - req_len, vma->vm_page_prot); - if (ret) - return ret; =20 - vma->vm_pgoff =3D start_pfn; + vma->vm_ops =3D &nvgrace_gpu_vfio_pci_mmap_ops; + vma->vm_private_data =3D nvdev; =20 return 0; } --=20 2.34.1 From nobody Tue Dec 2 02:49:48 2025 Received: from SN4PR0501CU005.outbound.protection.outlook.com (mail-southcentralusazon11011043.outbound.protection.outlook.com [40.93.194.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 202223054FB; Tue, 18 Nov 2025 07:44:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.194.43 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451889; cv=fail; b=lJ6BsCl1LmPq+bAWd5f4dnAEXT2khgiXAAuh2JszbdaBmowMPRn5GYD6eTVHZ/t0aJ7IxQtFre1ul+FxqGETxWrMPWvEziosiDaReYNvsrjicLKCgDN7P5szwqOaUuIaM5I/mTLjvNc7lQao32h8ZV8nJzx8sRaO36jel3eWKT4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451889; c=relaxed/simple; bh=s4HOoPpw+F+uz/UUWetkyfr/GLjgmA2Hy6U7sCP17qM=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ObBj4bGwEIb8X7iM4C4t2D2vdLPqSeltoe7QOqc7EN02QxXioBJPCiAvdp2KyyfeyGcoEaLf8GAX+O+A7iJlUm7ckXU+EGOkO3NDDNCHOWROsbSGWgusFiioMBB1Io7k3QKY541HhF2ajBNQmA61ezStdSQn/ydhhTs1TDobMn0= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=k0t0WHsA; arc=fail smtp.client-ip=40.93.194.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="k0t0WHsA" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=w2GI5LxEUuJKLNWAQ1vnsg9T3QBd+C7EOv+q7VnrmgyVEDqxke0iHG98Az94pt7WBP6/EpPiWiwUejlc2THSUQHJnl4gNbBGdjrwfENU+E2jMk6wNm7exNcwjoCnjf82Hb8j5T44wWxOC68uQeDrA8xaWAH27ganlX/7qgXn5Hcips07g4QPnbHLFaKW0dlykDtcu2efPC69WehhwZrOyUhyM1CZTw1tS/s7Abphqp60NupgYQ+b5TZJWSCZw1N3erKNUm/U5QaR27vurJiK8iebsZ5Iaos65h6ms8w69kl7C08/hiAKi542HbSdDo6WPBWjS4aJHV04KuxIagEn+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=r+jXZfFaj/mBZfU6QapQukJMNEemAubukfYwvP8TYRI=; b=tpQzH2vQHeAPevEJDTE2TDLK+9qLmuAigKJ4rnmXv/kfQ7lInnHpchwIOLMkK9MBoP2yBKz7mwpE6FgjK90mGzMpgyZncE9cs3XVTKrfajgLkynjOlFv6uBofGhbpfJpCB1LolQpLIFoWC5WqdABUERFqpK8GwXHigexRy3puxfgBpQrl7+H9fZ7i2bjZ+gbUWgx805J9pzbdekVusIUYZ9RcSR2beBFiarU1JAeSPVX4ahAf/zxx0iRt3di7G1u/wcOgh5LWQMQWJLP6oORwsxhIxOnMv8EdtopdjI8VbWFcmOrfPQ4IwDGnTkR7n+R8uYTuDmc0H61j8RoMvRM2g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=r+jXZfFaj/mBZfU6QapQukJMNEemAubukfYwvP8TYRI=; b=k0t0WHsAN9flZh4vqTt8s0Og7a7wnnuV7fwRZ49gU8SEvYOHpWEItybCIJIWFd4H+xp/3zUpgxuY3hzbmh/Xkm0xV54rCDepL1lL1ZhOO457LJxz3k/yhRnBt4Zf29qTeOk4lekw4d2JkgZxPdYYVOMC8Us3OiPOTuzDeIcXq9xKJTI+ixuY5vLBmmLiFqArh/g0MZVU6D8Uquf4AnKBbKjwp1v5Zg1kTVZowtbNxRSc2F1WKBXrp7XPZQ4YdK6LdYcF6Q2/UPHH8yWC9QITjD7HsK3/m6MzNAYRNbcb1HiQ8Bsdsf13603gpy2uUuqhj2JYUTFErBfphcErl4RMPQ== Received: from CH0PR04CA0107.namprd04.prod.outlook.com (2603:10b6:610:75::22) by DS0PR12MB7900.namprd12.prod.outlook.com (2603:10b6:8:14e::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.21; Tue, 18 Nov 2025 07:44:40 +0000 Received: from CH1PEPF0000AD77.namprd04.prod.outlook.com (2603:10b6:610:75:cafe::7) by CH0PR04CA0107.outlook.office365.com (2603:10b6:610:75::22) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9343.10 via Frontend Transport; Tue, 18 Nov 2025 07:44:40 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CH1PEPF0000AD77.mail.protection.outlook.com (10.167.244.55) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 07:44:40 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:25 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:24 -0800 Received: from gb-nvl-073-compute01.l16.internal032k18.bmc032b17.internal032f11.internal032huang.bmc032l04.bmc (10.127.8.11) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Mon, 17 Nov 2025 23:44:24 -0800 From: To: , , , , , , , , CC: , , , , , , , , , , , , , , , , Subject: [PATCH v2 2/6] vfio: export function to map the VMA Date: Tue, 18 Nov 2025 07:44:18 +0000 Message-ID: <20251118074422.58081-3-ankita@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118074422.58081-1-ankita@nvidia.com> References: <20251118074422.58081-1-ankita@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH1PEPF0000AD77:EE_|DS0PR12MB7900:EE_ X-MS-Office365-Filtering-Correlation-Id: 642d5776-9fe9-42bb-617c-08de267654d0 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|82310400026|7416014|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?6dOMcUfb0FGlzxgfpW/CtzusPelmaejrZXpzjrKOKLH5pTz3DgO9vB/P+vDy?= =?us-ascii?Q?aPkVF9LLWYZh9Plfm1NmHDtiP6SGNmEPDHZVIm1uBJGdDT3YobVBslLyjaWo?= =?us-ascii?Q?ARGvlX9s4y0uG1JJUWvdxjbVu4B8ixHeq57XMZWpiIrFEDOwP/N74FE4Uehw?= =?us-ascii?Q?seh0BgNLEonQjRNDnanLWhLO3Jow/1yfHCAdxf3bREJcMl/ef7heGqa1+JSN?= =?us-ascii?Q?TYeUNhlDkbX2ULVSdVr6D1ElaxjT9F6lVBZDeSMe2u3QoEFfsr2fxOEcNy3W?= =?us-ascii?Q?O/xC5UvbOLLeqjMut9y3VCvR9BH/kjzzaTWLcxc4W23GoUqYhupxTQ7FMCQR?= =?us-ascii?Q?MDBJmTa+US8nIqmsis8CbXCKpiZh5Sc+g+mVyaboMgf344/Wb3Hi/dGdIfsC?= =?us-ascii?Q?YZ20M1TuJ6hXFRpDbc2AiurWSMYBt5+rZ2n4cQ000nQoavM2Q793jv3A59In?= =?us-ascii?Q?GJOTpZml2w0xs39xtEs8AFDW6n8AaYo9UUqtinvGyOJvpEEh1+FsG8AUr6HF?= =?us-ascii?Q?5W97K0WwMvCK0Vrm2FZTQAvhqo6p5NId3VwvHkGNAr3eTMwlxbHMT4ev6Mdd?= =?us-ascii?Q?yMDlmT22/rTLQIdpVbp4BHg6wGjRjrQNYkIcK5AbQ6VDRTTSpneuvKVge9U+?= =?us-ascii?Q?Wl0d7GHmbBZ+8Pa8NjjuVuW4/URnFgjD++mzafjJHxZanVZGTcE0gtKOJGgh?= =?us-ascii?Q?r98k/pPD2IW8z6wmPPrg1sf+siq73iRYKeoEQYzfJLBMS8XjxVzThdB9n14o?= =?us-ascii?Q?UNt4pRzUvtvgsU+IELe4H13Uy8c+AI0QAxXqYcfe/Vgpx0ELYKAL6ob2WV0q?= =?us-ascii?Q?aFsJLnhjBu41sRG7MsFmKhxp0Hp+ufJrYd7f43vu2bFen+JiYlcZyV/r30qE?= =?us-ascii?Q?Lbnza+LJA86Wg1KScxhQh2N4iIDfvVDYKYAeeHaDtfhUgc1fHPRJYvB2Na8B?= =?us-ascii?Q?HuPqLuiVAKzaACvVPkwyG08GQG/qzwdnNSHyLSOt1+fd2L5DgYogePnhg1oV?= =?us-ascii?Q?/jDN8tS4B9RYIpjrTgNba+pWbuXbwmKCPmiQo8X7BKfhXbJXB7HXHoB3nC/k?= =?us-ascii?Q?B42oOCwk1/toUrAJ4OYO7KvNI+yemWDUVqDIswD9LJm+6V5nc3NVtECeH07Q?= =?us-ascii?Q?83MmqbOR3LtrJtWJVYy7vckAQrTbPIyMF7tuw2uJ/cs3ceC+2u0UVwx0/CTA?= =?us-ascii?Q?NwgUb7eJ+gZP/QW6cfh+fYQtWxn42bx5QGNbgtraaC7fCVRC+vKAWygvZtRD?= =?us-ascii?Q?fp76SSjidAkM/omfu2EzgGMiQz8elV8pi744TEu98K8IEDMFbh0Q/f9OfhRq?= =?us-ascii?Q?ZctIgbjkSUQr10zJciF21OtHStCf0xGP14MkjsLSkJMVBu79mlEOOumv6aBf?= =?us-ascii?Q?VsDnzRK41Ngbw6Tu+VIdSY23eeNe2vA2A2REcDV1dEdMAg+FvZXzTn7KqA7v?= =?us-ascii?Q?ykIJp7taZIOuvvhnx18UV/RD0V82gPJv1jRxAQNIc3E6tOfXwW98+HOx+TT+?= =?us-ascii?Q?81A4nmrwGcS0X6iP+YRQF7pNeOQOOhUFiNT9MsFo7J7eqnU1V/6MQh8nge8L?= =?us-ascii?Q?fd+gxnLSK/WX+r4G3pU=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(82310400026)(7416014)(376014);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 07:44:40.2513 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 642d5776-9fe9-42bb-617c-08de267654d0 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH1PEPF0000AD77.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB7900 Content-Type: text/plain; charset="utf-8" From: Ankit Agrawal Take out the implementation to map the VMA to the PTE/PMD/PUD as a separate function. Export the function to be used by nvgrace-gpu module. Signed-off-by: Ankit Agrawal --- drivers/vfio/pci/vfio_pci_core.c | 46 ++++++++++++++++++++------------ include/linux/vfio_pci_core.h | 2 ++ 2 files changed, 31 insertions(+), 17 deletions(-) diff --git a/drivers/vfio/pci/vfio_pci_core.c b/drivers/vfio/pci/vfio_pci_c= ore.c index 7dcf5439dedc..29dcf78905a6 100644 --- a/drivers/vfio/pci/vfio_pci_core.c +++ b/drivers/vfio/pci/vfio_pci_core.c @@ -1640,6 +1640,34 @@ static unsigned long vma_to_pfn(struct vm_area_struc= t *vma) return (pci_resource_start(vdev->pdev, index) >> PAGE_SHIFT) + pgoff; } =20 +vm_fault_t vfio_pci_map_pfn(struct vm_fault *vmf, + unsigned long pfn, + unsigned int order) +{ + vm_fault_t ret; + + switch (order) { + case 0: + ret =3D vmf_insert_pfn(vmf->vma, vmf->address, pfn); + break; +#ifdef CONFIG_ARCH_SUPPORTS_PMD_PFNMAP + case PMD_ORDER: + ret =3D vmf_insert_pfn_pmd(vmf, pfn, false); + break; +#endif +#ifdef CONFIG_ARCH_SUPPORTS_PUD_PFNMAP + case PUD_ORDER: + ret =3D vmf_insert_pfn_pud(vmf, pfn, false); + break; +#endif + default: + ret =3D VM_FAULT_FALLBACK; + } + + return ret; +} +EXPORT_SYMBOL_GPL(vfio_pci_map_pfn); + static vm_fault_t vfio_pci_mmap_huge_fault(struct vm_fault *vmf, unsigned int order) { @@ -1662,23 +1690,7 @@ static vm_fault_t vfio_pci_mmap_huge_fault(struct vm= _fault *vmf, if (vdev->pm_runtime_engaged || !__vfio_pci_memory_enabled(vdev)) goto out_unlock; =20 - switch (order) { - case 0: - ret =3D vmf_insert_pfn(vma, vmf->address, pfn); - break; -#ifdef CONFIG_ARCH_SUPPORTS_PMD_PFNMAP - case PMD_ORDER: - ret =3D vmf_insert_pfn_pmd(vmf, pfn, false); - break; -#endif -#ifdef CONFIG_ARCH_SUPPORTS_PUD_PFNMAP - case PUD_ORDER: - ret =3D vmf_insert_pfn_pud(vmf, pfn, false); - break; -#endif - default: - ret =3D VM_FAULT_FALLBACK; - } + ret =3D vfio_pci_map_pfn(vmf, pfn, order); =20 out_unlock: up_read(&vdev->memory_lock); diff --git a/include/linux/vfio_pci_core.h b/include/linux/vfio_pci_core.h index f541044e42a2..058acded858b 100644 --- a/include/linux/vfio_pci_core.h +++ b/include/linux/vfio_pci_core.h @@ -119,6 +119,8 @@ ssize_t vfio_pci_core_read(struct vfio_device *core_vde= v, char __user *buf, size_t count, loff_t *ppos); ssize_t vfio_pci_core_write(struct vfio_device *core_vdev, const char __us= er *buf, size_t count, loff_t *ppos); +vm_fault_t vfio_pci_map_pfn(struct vm_fault *vmf, unsigned long pfn, + unsigned int order); int vfio_pci_core_mmap(struct vfio_device *core_vdev, struct vm_area_struc= t *vma); void vfio_pci_core_request(struct vfio_device *core_vdev, unsigned int cou= nt); int vfio_pci_core_match(struct vfio_device *core_vdev, char *buf); --=20 2.34.1 From nobody Tue Dec 2 02:49:48 2025 Received: from SN4PR2101CU001.outbound.protection.outlook.com (mail-southcentralusazon11012009.outbound.protection.outlook.com [40.93.195.9]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2ADB2305E2E; Tue, 18 Nov 2025 07:44:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.195.9 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451890; cv=fail; b=obmj+kJKX/Hux1wk7Z7fFyKI7MJTGmFsqmGeFMwoYwxBS3wXcEcBR380S//zmv+gQqbSwqh+sRlK5gAjhVltp+vpv8pDAtdrxHnKrwvfJpzW7DZhPWtMl5i9hCs3cxcz6rEeS1xeDluHPxyroMfMEdXIwAJDTwCBKAy1FXlK8v0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451890; c=relaxed/simple; bh=QhXm5e1k0/7NMoIh8aIZ1M4rtYPvrqtcA/swbOqqQMQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=gq0RqinSXiffmZTmNqMY3tG8MNUfmT+KxtR01bB9CZzQ30HMfMFcdb1MiQIqHPpkwOF0xV5g4lvGnrP7GBHYiFf331UwhtVzXeZ9alN2FUg1VMAp0SBi4IvgmSDO7drsULKgKpSlLllfXrAi3tkBgFC3TaFVnPpHZ6byIKLLV8Y= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=YVKO+iXq; arc=fail smtp.client-ip=40.93.195.9 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="YVKO+iXq" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=S5sZ7T43JAdL32ppu0cFrIxHYF4H19nV0jSucPeKloWengbYwrMu9Z4kYr50qtPLmoMgloRjvqG9RMMPojMm2jZyJzsKBvH6kpnrDgPtyj3+cbDa1ihD/YE6SxenVH8xBXfTEBOTmzeSSgKA5rb52XHaWFdWLt3qlUXOW8BVqliI17KfoM9ARJ7UoWugieil10p6lTaYrlY/CBp5a9ylNFEr9v53sHf72AQXIJTpjOif+4kCT/i5foIccBgbLSs8PFMVjX4Fg+mSIOOdkgqW3j/UFB2P3G+w11eL6SlfYASv8skHayQ9a1NuK0sxqTlKK1xondzeE3krSGnHw8YXfA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=TDOu9Iq34WkH/5oFljARSAIrj2XxcNmUFrm+hF03KSQ=; b=ltSV1NQslJ0xsvDlAoqlvKl2KTXT3dlKPVs4vLMmE7kqsDmLJpvbtRaMyULGf/AqcJgY7DHPKmO/9UoxLNbNCTemNImK5y8wTHqNHQV9HQDuxw8ZsAs/LPQd1iX/jrdFVxi5zPczjHN/f1QVs+/iJ8Pc/bpxM5gsFT1nh7ZE37rFqh58kv8fE6f/5FTADQxaXuL2kJObp9RTmuzq7aYC5jsyBtOKjrPfnfuzYuENBILnpf1oXmS0Ke/7cGEcJ5V4QkmUNlsFhFsvJFj44Pgi7MgWzKybvljZugymQuWk1NKKHD38IeMgsiuIDZlBI30FogkMVxsQpngv3/OSinYidA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=TDOu9Iq34WkH/5oFljARSAIrj2XxcNmUFrm+hF03KSQ=; b=YVKO+iXqNVR9KGDgngi9S8xQRfFSwlMn2Ccgm+xsMt32DNyaJHQpH7hu0+Eoo+zjAHXPXNBHJ8BLf+vUdwzu8W42zjW2M/KD7L0lYLpPgM0fISFdCCg/w5/2OCDpUw5zV0MoJjhcYdgDuOo/yZdFmAOXA/iGAEh+3Q2faQR+sXHGtarJE8lfFa3+Oflng9Fv/yOM8I17F9XdACmqf8HS67mFt0qaZEPJyabq9W4BiW8iOzKhsQ8vMUIbRwmS1bppgqeZy8xA/Ed1L9eRW9nk39vlAvOGjF6RxZVRNoBpZa1HBBTALSE6OU5f3/HBnMaH4I2tCjqh7Q3lA+yG8TDWlA== Received: from SN6PR16CA0044.namprd16.prod.outlook.com (2603:10b6:805:ca::21) by SN7PR12MB8170.namprd12.prod.outlook.com (2603:10b6:806:32c::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 07:44:42 +0000 Received: from SA2PEPF00001509.namprd04.prod.outlook.com (2603:10b6:805:ca:cafe::18) by SN6PR16CA0044.outlook.office365.com (2603:10b6:805:ca::21) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 07:44:42 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SA2PEPF00001509.mail.protection.outlook.com (10.167.242.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 07:44:42 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:25 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:25 -0800 Received: from gb-nvl-073-compute01.l16.internal032k18.bmc032b17.internal032f11.internal032huang.bmc032l04.bmc (10.127.8.11) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Mon, 17 Nov 2025 23:44:25 -0800 From: To: , , , , , , , , CC: , , , , , , , , , , , , , , , , Subject: [PATCH v2 3/6] vfio/nvgrace-gpu: Add support for huge pfnmap Date: Tue, 18 Nov 2025 07:44:19 +0000 Message-ID: <20251118074422.58081-4-ankita@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118074422.58081-1-ankita@nvidia.com> References: <20251118074422.58081-1-ankita@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SA2PEPF00001509:EE_|SN7PR12MB8170:EE_ X-MS-Office365-Filtering-Correlation-Id: a7500aef-ceca-4fe8-cf38-08de267655f8 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|1800799024|36860700013|376014|7416014|13003099007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?KKzepdNyUdjU2tPZkzTpheVQ6Hqwl2xqi5sHa+6r9Zldaz24dtTC0cpnB7Zy?= =?us-ascii?Q?+XoFcmWHSrXM+caDQeMPzU/pw9U0MHRMOc3NgP8TR8fTzWWQLrQ0boQHgSn7?= =?us-ascii?Q?L9fzC+YYfgz8S66SxjsBwASMZQMd8/UX1fNrSMNzeIgGnvr8R9EGdYqAW5/i?= =?us-ascii?Q?awhL1mH/g43vZLKIVM5BIuGqOIpCPmXBmeei4ce5IF8I1Wdafs9uDR9eiWWO?= =?us-ascii?Q?Bm97qivkHLIwuFyt5NUAxf/QrcALuqj7wRo8GhlynLhPbRJlQYqjIcKB6zFF?= =?us-ascii?Q?pLRwFB79rsKDDQ0pfBAIzrVHsdc2rDagKcBoDMovm8S+3FqQRNXhLvnJ/Rbd?= =?us-ascii?Q?w6GFI4QOUO1bdcrTfCc5mq0OnDjE9LHfFj3F3v8yf8X0wCPhtPawqHCHanaB?= =?us-ascii?Q?ELjFdeXb4oVK+0W7Wm/Lfv7bQOeKJVphw12/ECWYz708bFjTAhWmPgYNlSgr?= =?us-ascii?Q?H2u5DR/8w1uM+j75nPhLmkuKWCAZeLuey6BLjOq6B3YpUByO1NpFBEOodeVP?= =?us-ascii?Q?EKsHu+m71ebfUjGnEHolhOPskf6xnHwhqEEAtI68lnxQNRBIN6j2x2zFYuUP?= =?us-ascii?Q?9o2RsGCPDpu/eRzrbS3U+O+6BxtoZrvDWGzNakOq4amCVbmpN4XRVz3kEly4?= =?us-ascii?Q?PM/zoDlqxlK5VlArSZKFxNlb0TmhdF1+mKHSO8zofgp1+N704MYZ66fHo+mK?= =?us-ascii?Q?yEj6SDAESOK2gS0XVyVt548d65NlrUIgMez17fi2F5qzBC+wy6JQDQugL2KV?= =?us-ascii?Q?K+l1CG1eaiO/92yS5kBE/PIt+akF4a5kIM0Sc8ftkDd8BvbkrIBsV6G0TqKi?= =?us-ascii?Q?EKMuiZzfwYS0q8fbz0RBhPMZpFr+RaL70r9wl0PPmTvx3FVnDjvwzEVf2h1E?= =?us-ascii?Q?SIurgMqTQ5inZlXUO+Da+KRV2OeJPCpE0/K2ztC9l0Y4F4fhajFpvifExBkl?= =?us-ascii?Q?6IA3Zcex1RHCvgqKN90WM8+rLR/v3UDgu25w84uwxQMx9qOdXPHPCKFdKR3F?= =?us-ascii?Q?XJuG9cf/PzEDgtNG2l87WNMqpiBTuc5do5ob/BFj+wNBOuUX7i+vJWGn5L2K?= =?us-ascii?Q?FOUYzN5gzCSj+zHJMJh9xOpg2iZRlrvalw8vZPt6o0CLE4/glgJF94637TAd?= =?us-ascii?Q?BDk7LNm61isoACrMo0yO9kLOSRYrDmaQ/Rdpo9RjPKXTqkEKDweN6yh6bBvq?= =?us-ascii?Q?svC3lVFESOCLz/ZjSewYqWVFw3L2VM6eahU75mPnD2bdqMAkFwPTc8XHK2MY?= =?us-ascii?Q?TP5Di7TfJkgPW1iRRsibb9bRRMlSB/eQq0yGy0PA+zcbOe4nh2LjWR5ZCqUF?= =?us-ascii?Q?X87OJLOZVISWfD/fkUMIw8CpYuWgcmaDx3ET0vXv1/iV4MdeKMz11+fbSpoR?= =?us-ascii?Q?KvYgQovEUKTeo+0+L0MIh+B0V+wnlqzTXr+s2L00ryHyfmXEq7WpFPRaJML2?= =?us-ascii?Q?k8kg0Nx0FtY5pqoPSAtIkHcFgL3jVXVy7fQ73NszX8wUl3PD60q+h7M7TeZ4?= =?us-ascii?Q?jtbwNnA9u/vGHF9nKg61GbJj8Uuu105SY48TizHs/87LuLDrM8cb6K7CLRST?= =?us-ascii?Q?aU0h3hqxl/yHzvNJP7A=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014)(7416014)(13003099007);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 07:44:42.2009 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a7500aef-ceca-4fe8-cf38-08de267655f8 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SA2PEPF00001509.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN7PR12MB8170 Content-Type: text/plain; charset="utf-8" From: Ankit Agrawal NVIDIA's Grace based systems have large device memory. The device memory is mapped as VM_PFNMAP in the VMM VMA. The nvgrace-gpu module could make use of the huge PFNMAP support added in mm [1]. To achieve this, nvgrace-gpu module is updated to implement huge_fault ops. The implementation establishes mapping according to the order request. Note that if the PFN or the VMA address is unaligned to the order, the mapping fallbacks to the PTE level. Link: https://lore.kernel.org/all/20240826204353.2228736-1-peterx@redhat.co= m/ [1] cc: Alex Williamson cc: Jason Gunthorpe cc: Vikram Sethi Signed-off-by: Ankit Agrawal --- drivers/vfio/pci/nvgrace-gpu/main.c | 44 +++++++++++++++++++++++------ 1 file changed, 35 insertions(+), 9 deletions(-) diff --git a/drivers/vfio/pci/nvgrace-gpu/main.c b/drivers/vfio/pci/nvgrace= -gpu/main.c index ecfecd0916c9..3883a9de170f 100644 --- a/drivers/vfio/pci/nvgrace-gpu/main.c +++ b/drivers/vfio/pci/nvgrace-gpu/main.c @@ -130,33 +130,59 @@ static void nvgrace_gpu_close_device(struct vfio_devi= ce *core_vdev) vfio_pci_core_close_device(core_vdev); } =20 -static vm_fault_t nvgrace_gpu_vfio_pci_fault(struct vm_fault *vmf) +static vm_fault_t nvgrace_gpu_vfio_pci_huge_fault(struct vm_fault *vmf, + unsigned int order) { struct vm_area_struct *vma =3D vmf->vma; struct nvgrace_gpu_pci_core_device *nvdev =3D vma->vm_private_data; int index =3D vma->vm_pgoff >> (VFIO_PCI_OFFSET_SHIFT - PAGE_SHIFT); vm_fault_t ret =3D VM_FAULT_SIGBUS; struct mem_region *memregion; - unsigned long pgoff, pfn; + unsigned long pgoff, pfn, addr; =20 memregion =3D nvgrace_gpu_memregion(index, nvdev); if (!memregion) return ret; =20 - pgoff =3D (vmf->address - vma->vm_start) >> PAGE_SHIFT; + addr =3D vmf->address & ~((PAGE_SIZE << order) - 1); + pgoff =3D (addr - vma->vm_start) >> PAGE_SHIFT; pfn =3D PHYS_PFN(memregion->memphys) + pgoff; =20 + if (order && (addr < vma->vm_start || + addr + (PAGE_SIZE << order) > vma->vm_end || + pfn & ((1 << order) - 1))) + return VM_FAULT_FALLBACK; + down_read(&nvdev->core_device.memory_lock); - ret =3D vmf_insert_pfn(vmf->vma, vmf->address, pfn); + ret =3D vfio_pci_map_pfn(vmf, pfn, order); up_read(&nvdev->core_device.memory_lock); =20 return ret; } =20 +static vm_fault_t nvgrace_gpu_vfio_pci_fault(struct vm_fault *vmf) +{ + return nvgrace_gpu_vfio_pci_huge_fault(vmf, 0); +} + static const struct vm_operations_struct nvgrace_gpu_vfio_pci_mmap_ops =3D= { .fault =3D nvgrace_gpu_vfio_pci_fault, +#ifdef CONFIG_ARCH_SUPPORTS_HUGE_PFNMAP + .huge_fault =3D nvgrace_gpu_vfio_pci_huge_fault, +#endif }; =20 +static size_t nvgrace_gpu_aligned_devmem_size(size_t memlength) +{ +#ifdef CONFIG_ARCH_SUPPORTS_PMD_PFNMAP + return ALIGN(memlength, PMD_SIZE); +#endif +#ifdef CONFIG_ARCH_SUPPORTS_PUD_PFNMAP + return ALIGN(memlength, PUD_SIZE); +#endif + return memlength; +} + static int nvgrace_gpu_mmap(struct vfio_device *core_vdev, struct vm_area_struct *vma) { @@ -186,10 +212,10 @@ static int nvgrace_gpu_mmap(struct vfio_device *core_= vdev, return -EOVERFLOW; =20 /* - * Check that the mapping request does not go beyond available device - * memory size + * Check that the mapping request does not go beyond the exposed + * device memory size. */ - if (end > memregion->memlength) + if (end > nvgrace_gpu_aligned_devmem_size(memregion->memlength)) return -EINVAL; =20 vm_flags_set(vma, VM_IO | VM_PFNMAP | VM_DONTEXPAND | VM_DONTDUMP); @@ -210,7 +236,6 @@ static int nvgrace_gpu_mmap(struct vfio_device *core_vd= ev, vma->vm_page_prot =3D pgprot_writecombine(vma->vm_page_prot); } =20 - vma->vm_ops =3D &nvgrace_gpu_vfio_pci_mmap_ops; vma->vm_private_data =3D nvdev; =20 @@ -260,7 +285,8 @@ nvgrace_gpu_ioctl_get_region_info(struct vfio_device *c= ore_vdev, =20 sparse->nr_areas =3D 1; sparse->areas[0].offset =3D 0; - sparse->areas[0].size =3D memregion->memlength; + sparse->areas[0].size =3D + nvgrace_gpu_aligned_devmem_size(memregion->memlength); sparse->header.id =3D VFIO_REGION_INFO_CAP_SPARSE_MMAP; sparse->header.version =3D 1; =20 --=20 2.34.1 From nobody Tue Dec 2 02:49:48 2025 Received: from CH5PR02CU005.outbound.protection.outlook.com (mail-northcentralusazon11012062.outbound.protection.outlook.com [40.107.200.62]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8B537305047; Tue, 18 Nov 2025 07:44:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.200.62 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451888; cv=fail; b=MuMrzEuudxTBjydmZ22lxDgf/svegIBb7elIWbG/pBsb1Hvo9Ci8JEi9pIZR+V5LFG32h9FStgIsIuznZoHdRN+ZID91v9lj2srt6CPLwZS2ar1CAgMXDx+Q0tULEvZfo7aCgO+U99MqlrZldePc4qUvRcElNUHTmhL7qVPZnV8= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451888; c=relaxed/simple; bh=N7+zYOdrJZ7FIL476RpLrz5wXoXB6jWLw/EraOMqSBU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=LJcsMnTxzpJJXQaciARgNcQ5uxGkloZHEh8+tQUusDiuT0syV3A/c1VpUAozkhyRoIWLT7F22yISBHxeGCAsjcs1UpeGG9BGm/HihsKVJP7Fhk8PDp2QzvhItc0mi4prv3214PuW4z6yZsE4GfChMbraxMSQ698VYbFGbO2SXkw= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=aZi5Jsjq; arc=fail smtp.client-ip=40.107.200.62 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="aZi5Jsjq" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=XvdfkqMcmjw8eIr28CatL86KeBqUePMuEFwl9lHQIx+lGaBGthcvm0nmzKKE3HvPL2y6lyjxjAC9jeocFG7fZIMrvkATiEI5e2ck5726SQ+4oGLspHrCB5jpUgnG/5kWCslBBw1XJyGvA2My9Ahuz1vOBCFl+39V8xQG3ICocoCgNFckA1df5HbfFEr+BAjSODPEoHp94UN5Bmms1MzgYsh3Zg1HvJNN35uYKftQU0zYYjIOgkUfTyhYH4BRzPOLnARWhCRUNPcQFXES6+uI+DWp27Z4TJLMwK67iy3QRI9r8O16XBlRTY5Nw/1GuSyaAaxg0mzeja80SZOTSTbVfw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1gIwnXlwC5nA45FDLzSeoV2hjFrKoOSTsb3afesgyis=; b=EwjVzCHt9CgFU76CnNmvaeSB/n6anrtqOBHmEQxwgkxegce7G5cN9HRNX6agaOzbRK5/iNm38aoP81WPJ3S2l1rmNiEWB0/zui5nM4k7pVKiNRF5yf+26kpPEJ/Ik0I7EOMwwIahl0w8/BaEA9oUCeZhkLtEn7AayruoJuL4kotrcSBhQ3pOZgaHZtFLhpuZV5tnwUaQ7o65QDoKCI/37Zr+KVamfFGnz4W1J13A8JCc9zrQizW0PUdpHHHfsU0h9iift1B0T4iIZIR1Z0+FZ6HwORvQGMxOmqksC9XZZ90ZUzzBb5gpclHYyjWNp3hYUGMU/eZfLP8ejHAc/ifmDw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1gIwnXlwC5nA45FDLzSeoV2hjFrKoOSTsb3afesgyis=; b=aZi5JsjqmYRKAyGCch2ujR6ekJMW9vedV7crJ/e8wRaA1RfEhS/c4iQcOY/hyCNilmDtOmnUywJpI//F39PP7eVjF7aiOXBdwpnR8Je06AI7TVL5UwmE+ilBDOsWotlh0GXWPjIJLQCU7WhKVPv6hDsBdwHAU4zW5wdUaQ84VosQe6Z08nm1Cf0pksRQRzg6UIrLTQKbepxwzBg6fCsROfRS/zpfjES5rHQhHdzDOYJ9KOyl8hU6QMRYGbQLTSBiPrNbOlShSFydAO2Pn8ftvjt2oSWryoW35on7usgmG5TeU18e5elkHmy891SAQs2luLd/mQvYdvPC+/1Lx4Sudw== Received: from CH2PR18CA0021.namprd18.prod.outlook.com (2603:10b6:610:4f::31) by BY5PR12MB4308.namprd12.prod.outlook.com (2603:10b6:a03:20a::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 07:44:42 +0000 Received: from CH1PEPF0000AD74.namprd04.prod.outlook.com (2603:10b6:610:4f:cafe::a3) by CH2PR18CA0021.outlook.office365.com (2603:10b6:610:4f::31) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9343.10 via Frontend Transport; Tue, 18 Nov 2025 07:44:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CH1PEPF0000AD74.mail.protection.outlook.com (10.167.244.52) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 07:44:41 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:26 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:26 -0800 Received: from gb-nvl-073-compute01.l16.internal032k18.bmc032b17.internal032f11.internal032huang.bmc032l04.bmc (10.127.8.11) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Mon, 17 Nov 2025 23:44:25 -0800 From: To: , , , , , , , , CC: , , , , , , , , , , , , , , , , Subject: [PATCH v2 4/6] vfio: export vfio_find_cap_start Date: Tue, 18 Nov 2025 07:44:20 +0000 Message-ID: <20251118074422.58081-5-ankita@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118074422.58081-1-ankita@nvidia.com> References: <20251118074422.58081-1-ankita@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH1PEPF0000AD74:EE_|BY5PR12MB4308:EE_ X-MS-Office365-Filtering-Correlation-Id: ca7249f5-6819-4d5d-a0e3-08de267655a7 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|82310400026|7416014|1800799024|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?mmGqQKQ7s8zfggXUIsBkQoFWZKtckpcjLnS2dpv8JhagYaNBIHZlmI7XoyeS?= =?us-ascii?Q?PnvTVhuYVlG3JZh3lSoEDBuzooR9Mg9sphu6AZjhr11tIGF/nny0G8p+tTdA?= =?us-ascii?Q?wlMEn0PJuoX/4Eug3mw81hk+GcZsnMw2WBQ/GXNzwIxSFEhkm+1k7xbB98FP?= =?us-ascii?Q?D4n0cYE7UhrVmbKznMpt5O8THg629EYEoLrU0kYHXwkdNzRI/3ewUcKnoCsq?= =?us-ascii?Q?J6nlBzDbN3QRXW0KliGKXESVeXF22BshlxVwyHCIAuwA/c/78oCNVufVFff3?= =?us-ascii?Q?oOWO4kDpi7KFzC9+59eIyIRslIBCuWWerAz5Y3Zc3s5F+JMabipUz08HBHN6?= =?us-ascii?Q?eOJcpRD9Gxl5s7Er/hhETmMhzfs71QXaHyVTK9TSI3EvH3dDpOjdx3gXw7AV?= =?us-ascii?Q?XLWvjhixOFzxlOMO/HV/kmmrOHHBO6s2Zdlcpp/g3Igxd/ALyMNCtSF9B7GX?= =?us-ascii?Q?pGtdPBBSqibkxWr9z3OhbFFsbW0Qou5YOX/B/phbd6dzI4E0Zevydhqsm0e4?= =?us-ascii?Q?BLolWTieLyO/csn2HRLgR6G+8BCz4wnVl+wjAd37xgEpqATb3WfL/qUFBLVY?= =?us-ascii?Q?ejXWkA5sLPGF+K4dEaozY1cHtDdAsJrpNxtvvoA6v42vxYr/dqDDj8BuW1GY?= =?us-ascii?Q?L7svLpnwg+LLSYjGLSIbIsfMiz57bQW3sjxgoHk7P3+ciFZDIU/NAduAdrz8?= =?us-ascii?Q?j6Oh00mfEwtm9XiZkBMNcv1EZJ0VfnCUpFD7lTvR6j6hTF8+wMG9F6kHbNWg?= =?us-ascii?Q?csUsyVc+MipbfYX+9XAmOx8Uf1Yzz7C6VShs6oIeS9tjTA/McTC7Mxnf29Sq?= =?us-ascii?Q?z75Un9uF6en2qNg+0CbJDP1ppKrov6A5DfrGy2SSc5U3GELEJBsn7xV42eYk?= =?us-ascii?Q?am1CEl4Mbt9raIbgUzV6vfVlfI9UEXQsqWuAeNNbt24pquqWiYM4n/UrcrRu?= =?us-ascii?Q?Ac7saMP3vK4Ir30Aewe8Y4eS1pWc0mEJc3yLpmtwOpyhQNxbp6DyeIYSIvNu?= =?us-ascii?Q?nQmCHJZ09G2b0XsqaqrSqgvBsXMJsIE5PB4oo05siG00U1nhkAoDmSRKx8EC?= =?us-ascii?Q?eCxt87amyXgkqAdb3s6Z/X+O6ydyHaB/4bjz6LihIz4uEg7QdIPSZmRYk+nJ?= =?us-ascii?Q?gNRSr8FjlLOSnrawENgMKu7cvEPlIqdGTLfLd+y72tzwg65ZV6kLLEUVUqTD?= =?us-ascii?Q?mQnp2Qe8uMn4hjwCQ++CrWIyaTDZWyUguRwQ60Ap2M1Uo05rDVhVqR0/t1IW?= =?us-ascii?Q?24snUr5JDst8zOaYadXwKSN1fA8cxD4PiBfl1HhvsBl7VCTqvdFvZndvwFUW?= =?us-ascii?Q?jyaDtBYtnMkZof+Zyb5mOu9vM4OIEp/qqq1jw3o4AVA85PLhzFZe4ea2ZDzn?= =?us-ascii?Q?aL4+8kyDFN+tEcFsC41oRzdHrGW6wr1+3tpfJjFWLd/Y4/xJLzjrNTRWGktM?= =?us-ascii?Q?jIir1UczUOrkHyj2a/2pA+stCIjwt0d9cusb9P8Lf1YRFDHvjJhU9quaxBN7?= =?us-ascii?Q?xqw5Jf0m04JsSgbWDtTPRsrRbQcBJsZF+LcnMjqVQeHNaWNwtnhr2BJVcGLc?= =?us-ascii?Q?wqgG7QjWht30frk3Hwo=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(376014)(82310400026)(7416014)(1800799024)(36860700013);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 07:44:41.6687 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ca7249f5-6819-4d5d-a0e3-08de267655a7 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH1PEPF0000AD74.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR12MB4308 Content-Type: text/plain; charset="utf-8" From: Ankit Agrawal Export vfio_find_cap_start to be used by the nvgrace-gpu module. This would be used to determine GPU FLR requests. Signed-off-by: Ankit Agrawal --- drivers/vfio/pci/vfio_pci_config.c | 3 ++- include/linux/vfio_pci_core.h | 1 + 2 files changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/vfio/pci/vfio_pci_config.c b/drivers/vfio/pci/vfio_pci= _config.c index 333fd149c21a..50390189b586 100644 --- a/drivers/vfio/pci/vfio_pci_config.c +++ b/drivers/vfio/pci/vfio_pci_config.c @@ -1114,7 +1114,7 @@ int __init vfio_pci_init_perm_bits(void) return ret; } =20 -static int vfio_find_cap_start(struct vfio_pci_core_device *vdev, int pos) +int vfio_find_cap_start(struct vfio_pci_core_device *vdev, int pos) { u8 cap; int base =3D (pos >=3D PCI_CFG_SPACE_SIZE) ? PCI_CFG_SPACE_SIZE : @@ -1130,6 +1130,7 @@ static int vfio_find_cap_start(struct vfio_pci_core_d= evice *vdev, int pos) =20 return pos; } +EXPORT_SYMBOL_GPL(vfio_find_cap_start); =20 static int vfio_msi_config_read(struct vfio_pci_core_device *vdev, int pos, int count, struct perm_bits *perm, diff --git a/include/linux/vfio_pci_core.h b/include/linux/vfio_pci_core.h index 058acded858b..a097a66485b4 100644 --- a/include/linux/vfio_pci_core.h +++ b/include/linux/vfio_pci_core.h @@ -132,6 +132,7 @@ void vfio_pci_core_finish_enable(struct vfio_pci_core_d= evice *vdev); int vfio_pci_core_setup_barmap(struct vfio_pci_core_device *vdev, int bar); pci_ers_result_t vfio_pci_core_aer_err_detected(struct pci_dev *pdev, pci_channel_state_t state); +int vfio_find_cap_start(struct vfio_pci_core_device *vdev, int pos); ssize_t vfio_pci_core_do_io_rw(struct vfio_pci_core_device *vdev, bool tes= t_mem, void __iomem *io, char __user *buf, loff_t off, size_t count, size_t x_start, --=20 2.34.1 From nobody Tue Dec 2 02:49:48 2025 Received: from BN1PR04CU002.outbound.protection.outlook.com (mail-eastus2azon11010030.outbound.protection.outlook.com [52.101.56.30]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 68F0E30648F; Tue, 18 Nov 2025 07:44:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.56.30 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451891; cv=fail; b=mIA7NsnfGg+/+omKSV1GLETgbW9MhRY4wSCR+8UzD0K0sZmV/weS9oh72JPjIXENfSaYIUQVUzZl76KT0GS96l/6w2dk3Qy96cmQsY2eMzJbA5NqmVQfl1v0+io4d6E4MX6dDlN0R6v4h6iyQ3ixd7+Ojft4UnzfGC0BNrCfnOk= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451891; c=relaxed/simple; bh=VyLM6liVDQC9hlNtzFGPHAIgjHrZHTpyKsBlehu8CTc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=pyovqr5S8gqM9J1XWapQ1Wtfw8d5jqGiG3yItMcr+eJGLUFEVsTTsk1kmfnkEE+y7YrL6nK/qyb+PYC046/2xLQbuDE+6hfJZDIJxa1k5rdOmDdoacyp+Xg5/TL4CR7QaPBpypIQPqTIpd2NQOFEVhieE5+XUi0tIe2UbkfvtMM= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=dn6kQNHt; arc=fail smtp.client-ip=52.101.56.30 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="dn6kQNHt" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=igyysJ2MsG7om+ki1vgwi56XiOXVHauwYw6jZijZp66sUvYnRqpRHJdQT2BWdLkIbbjW3CqFFwmIgLjSuNGPFGJXGHhRiKN9H1HAeNM+sS+Cq3ydiTcOhoZZzQCayd3oeIZLyq1bVePsh1TFbYRpJV0ZVHKapV1Y+Wb3SM6bGfTQu+HErWy6KVYFt5GEP+Y7q5u0csf0uTn3Ec9f0nqq4nVtsS711cyzqvzQzxzr0b4TxBR/H+Cw4cjY6LXDLvg8mhBbhyDQg5/uFc+X5KeUOax6l8Fq5fZ83+rTarDkw/jZh8TVmd3C3eaUU/Gr7h08U+Aw+EQ+L4z/XOvj3D4VEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5tpAxSuayLF9nR1BoJltoWgKnaT5kvM4z8pn3GvDtJc=; b=M/iU55Q1gZcAAbNMs+3BDqh51PxYlKAVARkpqzOYg4ansY/JxO95QJ8ekBgF7CEe/V+/popvUtPq26i1ul6KiiQPk4NqDlQYra/jJShmlBU3d8jM2s0p1cpsHHZS/9PNA1rZezD87jRoqLW9mnMH4yQQlajMqZvAm2kW2rg5V5PEzC29cYHUfzJCUw77sepvElADbrW2J5h5B56oT3eAs4M5eFdpQKv5IeXO8Mp6ejJm+6CmltdzcpJdNAU3PbfVLGbVJUwWBWZFRJmwfQi6TXu1c35xwI8pWSJC+jzuFFD602ThIQqC2bjYcEyOVapkurcpy1I/NELQz0BVmamAWw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5tpAxSuayLF9nR1BoJltoWgKnaT5kvM4z8pn3GvDtJc=; b=dn6kQNHtuRVgShUUThUPzp4gpZkeF/YOgpm70P0EP3BgDkrPERuOna/qLYvKlqGxM4uurebE+2JeGFHLfDwBCg6z6u0egN2uowZzvy9MpIaSuFEzla0fFxlTIJBUx2i4e73wSDPLjNfBGpHl7zAwMQ6Q8WgQ+0i+PQeerVvM6Q6Exvs2J01Z5GSD7kabUOgCn8nwDFsJX0GJZpuHng4aTyQ8iuALfWfRo5heTydUUTrqn24aP/qipKNNrLFqaAp86+QGpy0mUstS8SBLKjAl4Gcjrkf2QBQrl5heZ1NC2Vn2gACUESgwmX6j+QIEDvWu/aZjEbjiEOdNz9UHlY+X3g== Received: from SN1PR12CA0071.namprd12.prod.outlook.com (2603:10b6:802:20::42) by LV9PR12MB9832.namprd12.prod.outlook.com (2603:10b6:408:2f3::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.22; Tue, 18 Nov 2025 07:44:45 +0000 Received: from SA2PEPF00001508.namprd04.prod.outlook.com (2603:10b6:802:20:cafe::3e) by SN1PR12CA0071.outlook.office365.com (2603:10b6:802:20::42) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.22 via Frontend Transport; Tue, 18 Nov 2025 07:44:44 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SA2PEPF00001508.mail.protection.outlook.com (10.167.242.40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 07:44:44 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:27 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:27 -0800 Received: from gb-nvl-073-compute01.l16.internal032k18.bmc032b17.internal032f11.internal032huang.bmc032l04.bmc (10.127.8.11) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Mon, 17 Nov 2025 23:44:26 -0800 From: To: , , , , , , , , CC: , , , , , , , , , , , , , , , , Subject: [PATCH v2 5/6] vfio/nvgrace-gpu: split the code to wait for GPU ready Date: Tue, 18 Nov 2025 07:44:21 +0000 Message-ID: <20251118074422.58081-6-ankita@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118074422.58081-1-ankita@nvidia.com> References: <20251118074422.58081-1-ankita@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SA2PEPF00001508:EE_|LV9PR12MB9832:EE_ X-MS-Office365-Filtering-Correlation-Id: 4df8b389-5190-4225-81a9-08de26765756 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|1800799024|36860700013|376014|7416014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?F6rjPf9IUwLZHlilYllE0KzW89qotzO5zr1Tfx01d+mhq8v505DjeNFtCiYV?= =?us-ascii?Q?cc6g2kquw1oHHYxZJAjJ1W+70kyF+m2mmxMTLGy+ue/WjVbnfhGYsEoFPzKc?= =?us-ascii?Q?eTHISxkh16vr66051JuW+TXkoP7YHSh1yWNg9L2Az4MiMnd9H3oTI9xtQuQg?= =?us-ascii?Q?g/MASSnmIX1DnpUEpPH/kIBOhm0pgTaDHqzFDCi1/tIOeYWh6mmbc+n+Zp65?= =?us-ascii?Q?PTm2cvBhT8UnaxJsektA3Xv5IJ97RCMUWXOnfVPCqaQP6uE/BUJaK8zau+rU?= =?us-ascii?Q?7ihFzXWZ10jeA8YXygxG+wjIXIx6iZilHDgc5kjUaWPZSRZWWPjNwQXylnKn?= =?us-ascii?Q?ARW6dwiXuFcuj/1B3RmIQ5xTIEr5XGoXmtR4Cx4RO8F0pMrFrrfSNEkwXxZe?= =?us-ascii?Q?8VZzFbTOWAMcYiAzPqLsPn1M/lpgi7hnxvom1dfYTLagEf9dl25EZpyyZjlf?= =?us-ascii?Q?JGyVQHt8wPaRYQPmgk1xHNhVl4g64nceLiC1FAtMOiYGwDOpCksxY2dRh8vu?= =?us-ascii?Q?AUu8hIcRy4A1ycbMiA1t7QGlUIFiHqabWyNBFrd5pPSyipybQoinj4YNivDW?= =?us-ascii?Q?aTYNLlZAHyT/oJVjQ0jN+pxq2Pf9RIblMbKE234VN7QTFIrgJdld6Xps3/Ce?= =?us-ascii?Q?QDqAPc5EMaXYQe7okI1oeMMA+sAGjnwd3Av8r/9LVvQ8a37du+kxgRPnVGs/?= =?us-ascii?Q?IEEOqUEPTytdtTJtIuv2pi/Fcwz9ckz9Pds2nQWG6akw1IFDEvR6z/EA6HPv?= =?us-ascii?Q?nQaALpDj7edOPnl0ph2hajVzFcvMItiWASKKgXsnE5xlKtVx3iB7F33ZjoRr?= =?us-ascii?Q?D/YufH0uH1qmiJBYd51YKqV+mcdj7e7VUspawMPsKHxVKzbrFgYkldRPox5m?= =?us-ascii?Q?QNL2l783QNHXz6TQhHRP1Xq2/A5r0miZON7caknBjLBoaL/IXCjoH1TyWJML?= =?us-ascii?Q?Br2mUTAH5sJGX8A5FNTGSTTRaf9UrBLm2m3kNgqjnkyPt1Pr4NFDCXEgIDXL?= =?us-ascii?Q?lxPXbnLWw7iTshvc8l1m2JgOKV5K5Dw78L+Gf+D2ekDPx5Riovs+sjjViMII?= =?us-ascii?Q?BQXfiFCBxKKk/DL4WRP4D9raCiG/FNXpZpIs8xHnrQj8GmskYdCV+WieO/ki?= =?us-ascii?Q?HYpD/pBfR9qjlsgtJ+tbdQsLQay+abrAIdyaI5tXdRzTzpNI+Cy6ChNBj1DU?= =?us-ascii?Q?4aMbpwsFuX0aT4yQqK8Y1N+RlcI7n8lhwp5HZwF4vnXfj4mElosLMxVlGXIu?= =?us-ascii?Q?z2TvOUAzn8uQMvsARjcE8jx+Nv4LMH513XDTJF3Tqt/fWaHk+Oyvq1N/EI8z?= =?us-ascii?Q?27ew6i1RiDH0Bw9sQzdIWe2xA1jLoUlFL+VkZTOLvMSeOrWIqHcRing6gqHc?= =?us-ascii?Q?8zshoxae/ggF6hMCfBoBcs3Qm6RN/qaWj3qGH9sEhgpV74JnQJDm/awneeyy?= =?us-ascii?Q?r9kphnLNrsblQPZohrHsqevBtXXrGcuXEqlJ+SQIJzaDPjy8Y9ssqAJkcfDZ?= =?us-ascii?Q?UOvt1pGBRKDyGoKivCtX19RpcQgN4ap3WKfR7PTtLsmibpHuneC1mHAmsR0A?= =?us-ascii?Q?iRTfn9xeZ0rBdmgghDw=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014)(7416014);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 07:44:44.5067 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4df8b389-5190-4225-81a9-08de26765756 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SA2PEPF00001508.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV9PR12MB9832 Content-Type: text/plain; charset="utf-8" From: Ankit Agrawal Split the function that check for the GPU device being ready on the probe. Move the code to wait for the GPU to be ready through BAR0 register reads to a separate function. This would help reuse the code. Signed-off-by: Ankit Agrawal --- drivers/vfio/pci/nvgrace-gpu/main.c | 33 ++++++++++++++++++----------- 1 file changed, 21 insertions(+), 12 deletions(-) diff --git a/drivers/vfio/pci/nvgrace-gpu/main.c b/drivers/vfio/pci/nvgrace= -gpu/main.c index 3883a9de170f..7618c3f515cc 100644 --- a/drivers/vfio/pci/nvgrace-gpu/main.c +++ b/drivers/vfio/pci/nvgrace-gpu/main.c @@ -130,6 +130,24 @@ static void nvgrace_gpu_close_device(struct vfio_devic= e *core_vdev) vfio_pci_core_close_device(core_vdev); } =20 +static int nvgrace_gpu_wait_device_ready(void __iomem *io) +{ + unsigned long timeout =3D jiffies + msecs_to_jiffies(POLL_TIMEOUT_MS); + int ret =3D -ETIME; + + do { + if ((ioread32(io + C2C_LINK_BAR0_OFFSET) =3D=3D STATUS_READY) && + (ioread32(io + HBM_TRAINING_BAR0_OFFSET) =3D=3D STATUS_READY)) { + ret =3D 0; + goto ready_check_exit; + } + msleep(POLL_QUANTUM_MS); + } while (!time_after(jiffies, timeout)); + +ready_check_exit: + return ret; +} + static vm_fault_t nvgrace_gpu_vfio_pci_huge_fault(struct vm_fault *vmf, unsigned int order) { @@ -931,9 +949,8 @@ static bool nvgrace_gpu_has_mig_hw_bug(struct pci_dev *= pdev) * Ensure that the BAR0 region is enabled before accessing the * registers. */ -static int nvgrace_gpu_wait_device_ready(struct pci_dev *pdev) +static int nvgrace_gpu_check_device_ready(struct pci_dev *pdev) { - unsigned long timeout =3D jiffies + msecs_to_jiffies(POLL_TIMEOUT_MS); void __iomem *io; int ret =3D -ETIME; =20 @@ -951,16 +968,8 @@ static int nvgrace_gpu_wait_device_ready(struct pci_de= v *pdev) goto iomap_exit; } =20 - do { - if ((ioread32(io + C2C_LINK_BAR0_OFFSET) =3D=3D STATUS_READY) && - (ioread32(io + HBM_TRAINING_BAR0_OFFSET) =3D=3D STATUS_READY)) { - ret =3D 0; - goto reg_check_exit; - } - msleep(POLL_QUANTUM_MS); - } while (!time_after(jiffies, timeout)); + ret =3D nvgrace_gpu_wait_device_ready(io); =20 -reg_check_exit: pci_iounmap(pdev, io); iomap_exit: pci_release_selected_regions(pdev, 1 << 0); @@ -977,7 +986,7 @@ static int nvgrace_gpu_probe(struct pci_dev *pdev, u64 memphys, memlength; int ret; =20 - ret =3D nvgrace_gpu_wait_device_ready(pdev); + ret =3D nvgrace_gpu_check_device_ready(pdev); if (ret) return ret; =20 --=20 2.34.1 From nobody Tue Dec 2 02:49:48 2025 Received: from SJ2PR03CU001.outbound.protection.outlook.com (mail-westusazon11012046.outbound.protection.outlook.com [52.101.43.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 219A830506F; Tue, 18 Nov 2025 07:44:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.43.46 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451888; cv=fail; b=RJTnyEKOaoWGWenS/FldEIcs/Ji/Zjlde/j2Cz3QoPeh+haA4C1Wg813xqXJ31Mp9irDKblARVhm7q1yu2DnAOyk0qaAppQOvON4uu+1eqdpaHh635Rke5C7qoUsk7fmMZkliFVu5ojatY9GYezDWWCxJRCzBzarJ1j1JX9qptw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763451888; c=relaxed/simple; bh=WDk/fqmmVTWc+QpZEkcaC8m4x1SEeJKYCw9EUYpNfgY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=qFig2GKK3ck9qupiNTXwyCX5BPWUJ4e1Do261zyQ17d4MOJy0KfdxyI2MtH2d0Mvq2xXPHfXVqNnmRd0ruh1iHY6HelODzQl0qjAOvZxhFJ7Ne50D31dJQuu/aObGUBcanAKY+tStnVV2r1FlO/6mOHNVLMgXPWDnWEu0GNoQaA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=PD7znVz/; arc=fail smtp.client-ip=52.101.43.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="PD7znVz/" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=JlI1inJxZNJDIN+t4pApwES+Yz4nkjV7cDvy1VH20it9OVhIi6ySkBycprS0+P8uQQqLTUC3mqsgC13uUk9bPaji88lf+871mGUPt8WkY3lAsk1DC/vqmuJkfc7gjVkGBLmrpANpyVd6+DblYnAnRGefx55JbjPd4XxECnBOEfyEabQAXr2uy4cjMmlaF1Nj1CYVxCpUoSfqk5Sx3XckH+0tqeouNmLR1ZNwDrDiw+bX/ZAI/qQxBnhlu8H7aeGa7ls5IdJTp+ahMFPSBFdMP/W6mfVZbkF47sFxEofXfsnaRjBsh8fUb7h0vkHXSdDp9BkRU4OWjoTcdEDeaK7QNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=N6hNw5p+XymSD/qkHSd206mWU0VY9wsizJRLK2LyyD0=; b=esdrGVeQg1lMFcdPvWWdmwiREJccPPZtBiTRDmOZ73qGJ0VIOYLCoQJeEMMtUmdv2HsQ5WZeXEBFz1IdTRyVrESs6MHqN0ILHuJlwV1BA9RKeC6yffw72bX0eWWgWZcYZkPf78TzzASuAHWo11yvX7CXe+E1UAq2DboffPogjnhPhzyy6XpdQIlFPy7JpyOqtw4ZgBv5eo+jGVpR+3JglvIpxwCyWd8BD4r3/0s3C7DrqXFs3OQg3+vSKUlAxocEbqGbugY3wgQ1xf1SwbaaUVHl6WwKsex5IDMzQ6ZKUIlsToemHHJAwGWrLB2Jjf3RABWDv3qF11JXNNVmFkI1gw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=N6hNw5p+XymSD/qkHSd206mWU0VY9wsizJRLK2LyyD0=; b=PD7znVz/uHeH+WnF4RFsvEQ+wJwyNgliaKU22CZY8XiS23kk4pMnT0REGcnlHo8xr4BtRT3tPOnKlrbvDATy0gSJj1qIQDb3koOrZJ7mifoyMvCfcvpzc6G9HsBho+JQEcJz85o6KmvjzV77N/v/D09UTj1sdo+ME/bTmC5Hh1V6IOAC1uB4bTyDYzXh3Xv/+vvHUE8yJKlQp7AyKBvGB6uB70DwRbLNGmlsMrJTsLwXgt+VvfmuZwtMhe3mvMRH+XHCIxjRPC0XFnE6QchFUJRvodiiYUsT+CQW1XW5g4N53e8URHRHGlipgBLfxKdiTvvQgrjATikQoSsDiBqvxg== Received: from CH2PR08CA0024.namprd08.prod.outlook.com (2603:10b6:610:5a::34) by DS0PR12MB9422.namprd12.prod.outlook.com (2603:10b6:8:1bb::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.10; Tue, 18 Nov 2025 07:44:43 +0000 Received: from CH1PEPF0000AD78.namprd04.prod.outlook.com (2603:10b6:610:5a:cafe::36) by CH2PR08CA0024.outlook.office365.com (2603:10b6:610:5a::34) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.21 via Frontend Transport; Tue, 18 Nov 2025 07:44:37 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CH1PEPF0000AD78.mail.protection.outlook.com (10.167.244.56) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.9 via Frontend Transport; Tue, 18 Nov 2025 07:44:43 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:28 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 17 Nov 2025 23:44:28 -0800 Received: from gb-nvl-073-compute01.l16.internal032k18.bmc032b17.internal032f11.internal032huang.bmc032l04.bmc (10.127.8.11) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Mon, 17 Nov 2025 23:44:27 -0800 From: To: , , , , , , , , CC: , , , , , , , , , , , , , , , , Subject: [PATCH v2 6/6] vfio/nvgrace-gpu: wait for the GPU mem to be ready Date: Tue, 18 Nov 2025 07:44:22 +0000 Message-ID: <20251118074422.58081-7-ankita@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251118074422.58081-1-ankita@nvidia.com> References: <20251118074422.58081-1-ankita@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH1PEPF0000AD78:EE_|DS0PR12MB9422:EE_ X-MS-Office365-Filtering-Correlation-Id: 391f80bc-287c-4ee7-8ee2-08de267656c5 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|82310400026|376014|7416014|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?8h+RXwtTvZ+dOqKOdSs0xPQiMccz/aYpmvA0nsgQ+9cwK0L6JJKCvT1sekLn?= =?us-ascii?Q?1uqgA7Dw+KbdoizFLk6AvtRh0H0xsiTFFHiwJrwo4HHxxE1kjPKSfQwcKA+r?= =?us-ascii?Q?DIDXWiD7PMdpb+9G9EufvKlkdHoosGs2KUnVS3eEqB06+7T0q7nfoqfvsB+p?= =?us-ascii?Q?Y+0sgQQhNca14j1bGqv/JtwsolmF0z3HpzgB7ohhetgyx7h5Cro1oc730Pw6?= =?us-ascii?Q?Cq/kZhksOOHR3VCgtc0hngsu41sGcSn33szG1h11mQtApq1+DN/YBsI0KUvh?= =?us-ascii?Q?NYqqy8n8FzXvjRJ1unQNu7cRSi8MC+wzWPOgEtB5dQt/TM0WxdcQwByFELH8?= =?us-ascii?Q?TwrfMPEUbGz4wZ0BOA6z59z7btuZxU5NPNx5u/rfRORIAjf+iebtE8toYnld?= =?us-ascii?Q?BVmmKz2MbBYDc8cJFu7S1RlHgwwmtb+KsxbJ/Ggxe/qbK/5f3hw9UA5vr0aB?= =?us-ascii?Q?qWPsrccZAL815S6sUBJs7SBPIZATGt2MAXs0TGcsffR7Y9XJCIxCJ8cY+8/6?= =?us-ascii?Q?4hHY+kiUus9HN5p3eSj2F88U8+NhKp95U2HVCfP8ujFazavpeuIRrRuO1PrQ?= =?us-ascii?Q?dY9GfprmOuHvTbO/dZ3IcFGZn0Q1fMgPOj0J+IAUv41++EeNQlMbci14DXxV?= =?us-ascii?Q?j4Mz2XR+oWVk8jLufszbqRITp/1LGUzHua4q3HXBMMKfy04r8dxkpYvW6ZiT?= =?us-ascii?Q?ixeniQLO2CYGGq8QCPai5U+NZmsWUkr//DGU4LCRgV1XKksTwn20GmPZseNy?= =?us-ascii?Q?zgBECN1kG6TCUP9px5HvZHMW0g4ORGbDnY4V3CA6X2vOVYGuw8UytScfyQWZ?= =?us-ascii?Q?AHBBhA9qv7MBUB9dtepFmrMURtqx6qQPwRIVeIRZzNIRbqZ/5Pgbs2zmrHqB?= =?us-ascii?Q?IhShpPYnHwicWLyCt5Ryn6Lh+LzBIyGVPTyh6yV6xR9nm/cOcvu8L8V7ZW/J?= =?us-ascii?Q?p2N9iw9XGtBbSKOYZe+rJOsQ6rMscJE7AxP11MSY0as6a4yHyIXnYV2jc+DX?= =?us-ascii?Q?RIly+EAMGEpEFUj//nIf8OqSrKN341+aDlvWoMHnaey8Fh6w4sbw6vvN33Ib?= =?us-ascii?Q?aKJ7D5Qwu5r2UJpR0z/7WZs4CqAKdvqwhjS9AH+qhJw9isNWE8/dTTp+WtTP?= =?us-ascii?Q?VU/8cE+Zdip6QzFy/SnRF/Nw8bO1J6c+x49lNMEVDn3POocMfwX7mcoVwrwp?= =?us-ascii?Q?Bcb7l68/hp2Nhv5PSRpBqz+jdI0ZemtPe072XecRAeUwRX4A1Tt7BsmrZ3o1?= =?us-ascii?Q?DbNYhnXonCE4Ny+4D+HM4ldk4DrTPxGyckbG4fvqs9eMO83JR6TYc5m2mNzy?= =?us-ascii?Q?Iw06z8W7Tsmpo+vnq4TB+/z8hsydTcVi91bE2U0Sj7SAMAFd57riP2He1/aW?= =?us-ascii?Q?eIzBc/qB4qu0kr+/DVCCjEMqp1CVlrLYEnWVhmYiod1F33za0bJ//McB+szc?= =?us-ascii?Q?D8T8QSAuaMY/ywttyfZrcPXjGy2BkWfxoS/xflilJ6fvNvIC5POzlsSiJhY0?= =?us-ascii?Q?pawlSlXK0N2+jNfiSoiQFcDn3hv7o9CC9N4iOO694CAypSvZwW8NIyzwqVmI?= =?us-ascii?Q?MdsU7I3UQHhjYDAiCPk=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(82310400026)(376014)(7416014)(36860700013);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2025 07:44:43.5431 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 391f80bc-287c-4ee7-8ee2-08de267656c5 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH1PEPF0000AD78.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB9422 Content-Type: text/plain; charset="utf-8" From: Ankit Agrawal Speculative prefetches from CPU to GPU memory until the GPU is not ready after reset can cause harmless corrected RAS events to be logged. It is thus expected that the mapping not be re-established until the GPU is ready post reset. Wait for the GPU to be ready on the first fault before establishing CPU mapping to the GPU memory. The GPU readiness can be checked through BAR0 registers as is already being done at the device probe. The state is checked on the first fault/huge_fault request using a flag. Unset the flag on every reset request. So intercept the following calls to the GPU reset, unset gpu_mem_mapped. Then use it to determine whether to wait before mapping. 1. VFIO_DEVICE_RESET ioctl call 2. FLR through config space. cc: Alex Williamson cc: Jason Gunthorpe cc: Vikram Sethi Signed-off-by: Ankit Agrawal --- drivers/vfio/pci/nvgrace-gpu/main.c | 52 +++++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/drivers/vfio/pci/nvgrace-gpu/main.c b/drivers/vfio/pci/nvgrace= -gpu/main.c index 7618c3f515cc..5d7bf5b1e7a2 100644 --- a/drivers/vfio/pci/nvgrace-gpu/main.c +++ b/drivers/vfio/pci/nvgrace-gpu/main.c @@ -58,6 +58,8 @@ struct nvgrace_gpu_pci_core_device { /* Lock to control device memory kernel mapping */ struct mutex remap_lock; bool has_mig_hw_bug; + /* Any GPU memory mapped to the VMA */ + bool gpu_mem_mapped; }; =20 static void nvgrace_gpu_init_fake_bar_emu_regs(struct vfio_device *core_vd= ev) @@ -102,6 +104,8 @@ static int nvgrace_gpu_open_device(struct vfio_device *= core_vdev) mutex_init(&nvdev->remap_lock); } =20 + nvdev->gpu_mem_mapped =3D false; + vfio_pci_core_finish_enable(vdev); =20 return 0; @@ -158,6 +162,24 @@ static vm_fault_t nvgrace_gpu_vfio_pci_huge_fault(stru= ct vm_fault *vmf, struct mem_region *memregion; unsigned long pgoff, pfn, addr; =20 + /* + * If the GPU memory is accessed by the CPU while the GPU is + * not ready after reset, it can cause harmless corrected RAS + * events to be logged. Make sure the GPU is ready before + * establishing the mappings. + */ + if (!nvdev->gpu_mem_mapped) { + struct vfio_pci_core_device *vdev =3D &nvdev->core_device; + + if (!vdev->barmap[0]) + return VM_FAULT_SIGBUS; + + if (nvgrace_gpu_wait_device_ready(vdev->barmap[0])) + return VM_FAULT_SIGBUS; + + nvdev->gpu_mem_mapped =3D true; + } + memregion =3D nvgrace_gpu_memregion(index, nvdev); if (!memregion) return ret; @@ -354,7 +376,17 @@ static long nvgrace_gpu_ioctl(struct vfio_device *core= _vdev, case VFIO_DEVICE_IOEVENTFD: return -ENOTTY; case VFIO_DEVICE_RESET: + struct nvgrace_gpu_pci_core_device *nvdev =3D + container_of(core_vdev, struct nvgrace_gpu_pci_core_device, + core_device.vdev); nvgrace_gpu_init_fake_bar_emu_regs(core_vdev); + + /* + * GPU memory is exposed as device BAR2 (region 4,5). + * This would be zapped during GPU reset. Unset + * nvdev->gpu_mem_mapped to reflect just that. + */ + nvdev->gpu_mem_mapped =3D false; fallthrough; default: return vfio_pci_core_ioctl(core_vdev, cmd, arg); @@ -439,11 +471,14 @@ nvgrace_gpu_write_config_emu(struct vfio_device *core= _vdev, struct nvgrace_gpu_pci_core_device *nvdev =3D container_of(core_vdev, struct nvgrace_gpu_pci_core_device, core_device.vdev); + struct vfio_pci_core_device *vdev =3D + container_of(core_vdev, struct vfio_pci_core_device, vdev); u64 pos =3D *ppos & VFIO_PCI_OFFSET_MASK; struct mem_region *memregion =3D NULL; size_t register_offset; loff_t copy_offset; size_t copy_count; + int cap_start =3D vfio_find_cap_start(vdev, pos); =20 if (vfio_pci_core_range_intersect_range(pos, count, PCI_BASE_ADDRESS_2, sizeof(u64), ©_offset, @@ -462,6 +497,23 @@ nvgrace_gpu_write_config_emu(struct vfio_device *core_= vdev, return copy_count; } =20 + if (vfio_pci_core_range_intersect_range(pos, count, cap_start + PCI_EXP_D= EVCTL, + sizeof(u16), ©_offset, + ©_count, ®ister_offset)) { + __le16 val16; + + if (copy_from_user((void *)&val16, buf, copy_count)) + return -EFAULT; + + /* + * GPU memory is exposed as device BAR2 (region 4,5). + * This would be zapped during GPU reset. Unset + * nvdev->gpu_mem_mapped to reflect just that. + */ + if (val16 & cpu_to_le16(PCI_EXP_DEVCTL_BCR_FLR)) + nvdev->gpu_mem_mapped =3D false; + } + return vfio_pci_core_write(core_vdev, buf, count, ppos); } =20 --=20 2.34.1