From nobody Tue Dec 2 02:52:40 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C15BF3126B6 for ; Tue, 18 Nov 2025 08:52:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763455936; cv=none; b=PyhHkTsyiVxju6YpzS8V7so+ulcKk9Lz5dcw7OQrSJHalA5QVqut1jeytwqcrRUnlLvLGVJSfVYTo2fdsYgxOlotSND4hiceE4ZB4BZ5U0Yj66hSCGjkuQif1Rj69DK2xf6yC4IKLwdIdX8ugr3iNlb0GEXdPBvcWDvz/neDtJI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763455936; c=relaxed/simple; bh=vVeIWVb6/O65xXMPCwHkJepVe1RNfzVF3KjNUn+Tu2I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=r6weVzDK4TwzlYbRxIh2dPJKm4F8YU4TC/oUJ/Wy02CCjJPZ/IzcrPtzdwm16O2Z9lt+TmJlaJDynjzj/7ps0Evn1aKaApQb1FMZIFFYl2bBgru/7MjRhvNhCIV/yu3h6mhvot4Au2eF2lS/OXyJc/Yml9qP3ZVkhNzHn9KIlR8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=i4kJqj7H; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UTOt7i6C; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="i4kJqj7H"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UTOt7i6C" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AI65Hvu384205 for ; Tue, 18 Nov 2025 08:52:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= eLaq0rEgvGtAfaQgBbzK+2z25S35G2xyAjIzDCq9mo8=; b=i4kJqj7HGJxBNHRd pTEmc03++M247mGtaHLvboxPV3bu9Cx4W7q9AzCFwldc6x6PFEwFQzlLT9olFPP6 2F5xkVympvifrfPP/vdT0hCLa5elzwumkQ5poAPy/8MnxSpxRIziIjxzlIms8yKN R/aiXuF+BX5ORsP3dQ0xnf0QJccd8vVxxA7NYJVWNWM8nW/zEk2aSmMfEKqTYSNv 5Tuh7izfesavFYjF8D7zHjqiIw8nvVZuvRHuDoNjaspnkdyhWR7JkOliPrFy3Yx/ I6VcanGEQ4/4exxEZ9IAo8tBmPAamx+JagxHjp/S4KHGnDrl1G4MLd7XD8i9Hpba gYAZSg== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4agag8ht19-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 18 Nov 2025 08:52:12 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-295fbc7d4abso67826825ad.1 for ; Tue, 18 Nov 2025 00:52:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1763455932; x=1764060732; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=eLaq0rEgvGtAfaQgBbzK+2z25S35G2xyAjIzDCq9mo8=; b=UTOt7i6CIOYlZqEahPw6b4tzL1pYwz3pH/APqOhlbAYTkDK+pjPXOVDXSIsat/0aw7 ulPuhF6Z70uIl5U98DM0/q2DcGWs+IIKshOWwPr2GDDx2OeFzuLFMeJA1uvJIIONdkP6 rCg4m0f9GvkESeN+u/XHcBM1Y0s7VUB5WaqBcJ1b3HEX3ZMB7SJZyGPnQDBzdvGAK7bM KngxemGtxCQSoIdaTXf076yG1+7yNNjcUTF22eOVA3HW2Izt2HT/b6N1w+E0HVubKGlY 9umSpg514E2AuKMmcOhL1rBmte65M4fcYpHXin/VDNcVsMjvwyNZQ7BxQJdFHct7ERzb W6yw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763455932; x=1764060732; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=eLaq0rEgvGtAfaQgBbzK+2z25S35G2xyAjIzDCq9mo8=; b=iXTJq63m2SdBverq7tWLRjLGv+CYCltJXYTpKvH+HFMVT6nPduFkz0bZ5gc0xsblk7 cXRymtTu9b0AGBm639TiGIatznRlawwYDpa8jGvCqRmbmipBsnCo/+EEbF1qhdm12Urc cnGZSeO1ep6Ajmn34/gdTA32neZSXlUqwzw85GkKNclda1+HZCVm05DNcjZmukrYZJ/c /FmGNdeij4G2vjHMD6lOKzxvYbvA7Lohc1Hafg1YeeY2FoXJeHhIvweX1ANFe7AaxGI3 wCdK4BaQNNu3W1p58xXUpmX74spBcrEgOHyumT3RZuiA4U9tb2J15E9gAx3tTlWqlzc6 FX9Q== X-Forwarded-Encrypted: i=1; AJvYcCXl7kRLjwQKMGPdAI1te31x0XEyWeYa1RhdbK1j8zl3M9Nod9DQp58TlioZ0FqmPRWpqgorGNFR11eYBbU=@vger.kernel.org X-Gm-Message-State: AOJu0YxBi27evWO9++E2C1ucHqp0Ui+22JuRJRcl9b1gy+LvPoShrZBt Imw75ixlkjdPW7GWtxd8aQIVlLzuM+1XfIYwXL7uZvUcuFdunkp2xAAXqm55onx+hvSMi4DLWq0 ZVi6lVgR6fiuGhFrHPDzGPADc6D3xZRXmo1GBcuaf474DNUcYEGZ0pyZSpAdEoW4Ydi0= X-Gm-Gg: ASbGncsXbfuWN+QM4FebJ6UaYoNtwwHp+uNgUV+teTKAI5aSMUov84J4tb6Ec/t5Tjc H2dlsh8a01yVWMyCeseN7yrnprEBcBg+OML/P2OZdyVroeWzedwfPE3y0W0zfRKu5woXZezs2UY 1aDeNZdCuGTLo03z50l/cWe9DV+vyuAcM3kGGFLlzZKFlL5GHoRoZaNAnSPvDt7cJWXJRTtFcbv 0Yf5H7ls44FMyFw9OV8EeGgntWqaHWBDxbFxjRqrRtKYL56X7hS6Tih55Ctt4tFxITNoVwjfFYK 3l7AyL3XuEQOzeVmTxacUh598vsfdc9reuks2z3gDcrs2ZxF9Pr7TJEAKrtBN5JPHm+norWqsg8 qJGcXGXv+CKQ6Ki+6WnIjqUI= X-Received: by 2002:a17:903:40c9:b0:295:98a1:7ddb with SMTP id d9443c01a7336-2986a76b80emr187942415ad.61.1763455932069; Tue, 18 Nov 2025 00:52:12 -0800 (PST) X-Google-Smtp-Source: AGHT+IHuRmrBbc/dLnfpzW67vqiSzLvO2GCc3zw2G2+R4D6v4gByj5OD0N9KHMTWShzhMrZVfqzGpA== X-Received: by 2002:a17:903:40c9:b0:295:98a1:7ddb with SMTP id d9443c01a7336-2986a76b80emr187942015ad.61.1763455931526; Tue, 18 Nov 2025 00:52:11 -0800 (PST) Received: from hu-akhilpo-hyd.qualcomm.com ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2985c2568c1sm162910695ad.47.2025.11.18.00.52.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Nov 2025 00:52:11 -0800 (PST) From: Akhil P Oommen Date: Tue, 18 Nov 2025 14:20:34 +0530 Subject: [PATCH v4 07/22] drm/msm/adreno: Move gbif_halt() to adreno_gpu_func Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251118-kaana-gpu-support-v4-7-86eeb8e93fb6@oss.qualcomm.com> References: <20251118-kaana-gpu-support-v4-0-86eeb8e93fb6@oss.qualcomm.com> In-Reply-To: <20251118-kaana-gpu-support-v4-0-86eeb8e93fb6@oss.qualcomm.com> To: Rob Clark , Bjorn Andersson , Konrad Dybcio , Sean Paul , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Marijn Suijten , David Airlie , Simona Vetter , Jonathan Marek , Jordan Crouse , Will Deacon , Robin Murphy , Joerg Roedel , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Connor Abbott Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, devicetree@vger.kernel.org, Akhil P Oommen , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763455868; l=3603; i=akhilpo@oss.qualcomm.com; s=20240726; h=from:subject:message-id; bh=vVeIWVb6/O65xXMPCwHkJepVe1RNfzVF3KjNUn+Tu2I=; b=mn64hAX+PZCwaGr9mtLhPoTUQxvBfGlWdpJjGyPWSsKD2Excv+y0rvk1aaeOYO1krY2o7l16G MVdWNEfEquICZqxHjf1KDyr3BVVz/H3kL63znYGY+Af/M1j6u9EoU4w X-Developer-Key: i=akhilpo@oss.qualcomm.com; a=ed25519; pk=lmVtttSHmAUYFnJsQHX80IIRmYmXA4+CzpGcWOOsfKA= X-Proofpoint-GUID: wHhRcz3voZfzu8kwlc1pnd7hossUJfeU X-Proofpoint-ORIG-GUID: wHhRcz3voZfzu8kwlc1pnd7hossUJfeU X-Authority-Analysis: v=2.4 cv=G6sR0tk5 c=1 sm=1 tr=0 ts=691c33bc cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=W_sW28Yvd0frASqVc48A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE4MDA2OSBTYWx0ZWRfX3wMIIfuxBmYr lSy7CL1hy9iPA1tRNPssFxhZeXWtSiWRUj0KhDtc09jOPv2eod64oT9d23LoGDny67WtIQQmana NHH8RpYHvDDpBVCze1tx56wp2QlO5brEJK4QksHYkjUH47axYLlj/C/etl8GageOGvN1R/gV2mW AplDejdiGbqNvvrUAuGJmMwBVathwXGtXeYZWt+ol5CDOwKjYqe54vkLf2bNAuUKn2h6Uw3/EsF kiGcj2KUUbj0/3sNkZ7QEbwF2HRR0A4if374uhOWgc6jYhcYSbD8GMQ4PZx0JggdtVGZlk0ESM+ x68WutWByyuqVzkGPFn31uotSirZMrXJMa5mtRZCv2e5B3CEHegGSeAX+SH04TIXmWJZ2R7VoNR FFxbt5cmGjUmjjmbmlFiPgQlg690JQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-17_04,2025-11-13_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 impostorscore=0 lowpriorityscore=0 clxscore=1015 bulkscore=0 malwarescore=0 adultscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511180069 Move the gbif halt fn to adreno_gpu_func so that we can call different implementation from common code. This will come handy when we implement A8x layer. Reviewed-by: Dmitry Baryshkov Signed-off-by: Akhil P Oommen --- drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 4 ++-- drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 7 +++++-- drivers/gpu/drm/msm/adreno/adreno_gpu.h | 1 + 3 files changed, 8 insertions(+), 4 deletions(-) diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c b/drivers/gpu/drm/msm/ad= reno/a6xx_gmu.c index 52653ad376fc..b0be246b44ab 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_gmu.c @@ -1079,7 +1079,7 @@ static void a6xx_gmu_force_off(struct a6xx_gmu *gmu) /* Halt the gmu cm3 core */ gmu_write(gmu, REG_A6XX_GMU_CM3_SYSRESET, 1); =20 - a6xx_bus_clear_pending_transactions(adreno_gpu, true); + adreno_gpu->funcs->bus_halt(adreno_gpu, true); =20 /* Reset GPU core blocks */ a6xx_gpu_sw_reset(gpu, true); @@ -1251,7 +1251,7 @@ static void a6xx_gmu_shutdown(struct a6xx_gmu *gmu) if (ret) goto force_off; =20 - a6xx_bus_clear_pending_transactions(adreno_gpu, a6xx_gpu->hung); + adreno_gpu->funcs->bus_halt(adreno_gpu, a6xx_gpu->hung); =20 /* tell the GMU we want to slumber */ ret =3D a6xx_gmu_notify_slumber(gmu); diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/ad= reno/a6xx_gpu.c index ba95b29855a3..575f2f9d3b1d 100644 --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c @@ -1595,7 +1595,7 @@ static void a6xx_recover(struct msm_gpu *gpu) =20 if (adreno_has_gmu_wrapper(adreno_gpu) || adreno_has_rgmu(adreno_gpu)) { /* Drain the outstanding traffic on memory buses */ - a6xx_bus_clear_pending_transactions(adreno_gpu, true); + adreno_gpu->funcs->bus_halt(adreno_gpu, true); =20 /* Reset the GPU to a clean state */ a6xx_gpu_sw_reset(gpu, true); @@ -2316,7 +2316,7 @@ static int a6xx_pm_suspend(struct msm_gpu *gpu) mutex_lock(&a6xx_gpu->gmu.lock); =20 /* Drain the outstanding traffic on memory buses */ - a6xx_bus_clear_pending_transactions(adreno_gpu, true); + adreno_gpu->funcs->bus_halt(adreno_gpu, true); =20 if (adreno_is_a619_holi(adreno_gpu)) a6xx_sptprac_disable(gmu); @@ -2685,6 +2685,7 @@ const struct adreno_gpu_funcs a6xx_gpu_funcs =3D { }, .init =3D a6xx_gpu_init, .get_timestamp =3D a6xx_gmu_get_timestamp, + .bus_halt =3D a6xx_bus_clear_pending_transactions, }; =20 const struct adreno_gpu_funcs a6xx_gmuwrapper_funcs =3D { @@ -2715,6 +2716,7 @@ const struct adreno_gpu_funcs a6xx_gmuwrapper_funcs = =3D { }, .init =3D a6xx_gpu_init, .get_timestamp =3D a6xx_get_timestamp, + .bus_halt =3D a6xx_bus_clear_pending_transactions, }; =20 const struct adreno_gpu_funcs a7xx_gpu_funcs =3D { @@ -2747,4 +2749,5 @@ const struct adreno_gpu_funcs a7xx_gpu_funcs =3D { }, .init =3D a6xx_gpu_init, .get_timestamp =3D a6xx_gmu_get_timestamp, + .bus_halt =3D a6xx_bus_clear_pending_transactions, }; diff --git a/drivers/gpu/drm/msm/adreno/adreno_gpu.h b/drivers/gpu/drm/msm/= adreno/adreno_gpu.h index 335acd5feb82..08bb601b3bd3 100644 --- a/drivers/gpu/drm/msm/adreno/adreno_gpu.h +++ b/drivers/gpu/drm/msm/adreno/adreno_gpu.h @@ -77,6 +77,7 @@ struct adreno_gpu_funcs { struct msm_gpu_funcs base; struct msm_gpu *(*init)(struct drm_device *dev); int (*get_timestamp)(struct msm_gpu *gpu, uint64_t *value); + void (*bus_halt)(struct adreno_gpu *adreno_gpu, bool gx_off); }; =20 struct adreno_reglist { --=20 2.51.0