From nobody Tue Dec 2 02:51:45 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CD8776D1A7; Mon, 17 Nov 2025 13:02:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763384531; cv=none; b=NuLI8yLGn1PmI6sBNbQQMPwvl32UPFbj5qobfwFjQ10Qe7B0O2a0KqCJJ10FpuoOxu/f1xxXuy2Rt1p/3cMWJYfqJGiIb+Mcsw7y82gNSVhVaVXEWfYj4zhmg+hzcmFNv4ByP2YUB+fmIqG5lQtXGr7i59X1UpfVJ7fYnWW9eBE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763384531; c=relaxed/simple; bh=iyt5FrNViiDTxs8hANwrQy+GhySDoTf5XEItkyhr++U=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=bsMqtJJP5Ttzo7jYlLIsN/y2nKxz8yua7XuXmCUKGaOqe6Uxsn0Mar2Qvb51nQWOzi989JGIwSTyGIGqKcFBKm0QOLJnd+/2ZKR6ca/JLhq1aDzuRWQOwS5W29BvhncPxx8xCp/+y+/SgrQnTncIMf2tmvOl/50bo/b58plDCiY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=QztuZrCB; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="QztuZrCB" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1763384529; x=1794920529; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=iyt5FrNViiDTxs8hANwrQy+GhySDoTf5XEItkyhr++U=; b=QztuZrCB9T3o06M+/Gd9jm7Ek2sIIq2+OQLMzft9DjGzwfP3Qk7EX8Y6 KU0nEIckAUwzTI3KqA0NWlnpnGfhqmI1CRTBquUFM8uCfSJHUmRY+PCjn xhxfIiTgghdKebldLGml3GZH4d0xF4uyvOk5ojHT6tEtaQusSBHhPznft PKwTZOcSDqp0uZVo6YuevDOYAj0S7xpYV7Bhor26qRFKD+FUOFVU+P9dG SS8Ey1fvcdXcDJU1IrNgLXm9ngqevNLV3sepoIMHSlxYqpFjFZwgrCd3F VAMgUfLib8mtCpPJXqrEGpBYxAUVVuwcUTXtxgiR4gzahsmxC0TXh46wS Q==; X-CSE-ConnectionGUID: 7lVwW72ASwODMHoO4OS9jA== X-CSE-MsgGUID: HGJKc3lcQp+KwA73g7oDJA== X-IronPort-AV: E=Sophos;i="6.19,311,1754982000"; d="scan'208";a="48599210" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 17 Nov 2025 06:02:08 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex1.mchp-main.com (10.10.87.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.29; Mon, 17 Nov 2025 06:01:45 -0700 Received: from DEN-DL-M31836.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.58 via Frontend Transport; Mon, 17 Nov 2025 06:01:43 -0700 From: Horatiu Vultur To: , , , , , , , CC: , , , Horatiu Vultur Subject: [PATCH 1/2] dt-bindings: arm: at91: add lan966 pcb8385 board Date: Mon, 17 Nov 2025 13:57:08 +0100 Message-ID: <20251117125709.102013-2-horatiu.vultur@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251117125709.102013-1-horatiu.vultur@microchip.com> References: <20251117125709.102013-1-horatiu.vultur@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add documentation for Microchip LAN9668 PCB8385 Signed-off-by: Horatiu Vultur Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/arm/atmel-at91.yaml | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/atmel-at91.yaml b/Docume= ntation/devicetree/bindings/arm/atmel-at91.yaml index 3a34b7a2e8d4e..68d306d17c2a1 100644 --- a/Documentation/devicetree/bindings/arm/atmel-at91.yaml +++ b/Documentation/devicetree/bindings/arm/atmel-at91.yaml @@ -235,9 +235,11 @@ properties: - const: microchip,lan9662 - const: microchip,lan966 =20 - - description: Microchip LAN9668 PCB8290 Evaluation Board. + - description: Microchip LAN9668 Evaluation Board. items: - - const: microchip,lan9668-pcb8290 + - enum: + - microchip,lan9668-pcb8290 + - microchip,lan9668-pcb8385 - const: microchip,lan9668 - const: microchip,lan966 =20 --=20 2.34.1 From nobody Tue Dec 2 02:51:45 2025 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 459F9324B07; Mon, 17 Nov 2025 13:02:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763384548; cv=none; b=lGUPERz2Gy6Yv4Mge7dCoBpYuya1ep5EdGrD//9y7L2Z4Aa7iOK1gC7AvvnnpvW8GbJMKjAvTJuRxLu/V004/tbaJhdepEfJawAPs8uCiLmCHiLAYsKRN47cwXsuhdTWoEfHA2+wx3qbv1XKGsl/7cyRBAaK/g7cEQQHo8wEuQk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763384548; c=relaxed/simple; bh=phJaGN0B3TW6ZX73sC8DfFHe9nW+vI1qq2P0NKYL3vY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Qyv3/kFF773nYNyRpe2Ks97T8+sBdkQuA27Do7HnjwCUJoT7sBD6dcgHgspVWahriNHlVDTI7R7Vjs+nTIoC3yGb23KPZ09zeweLu5IOZZcf/gw3UFRXWNW9zTphDWblckpo6MBZyKevE/489pEavMUydI0I+kIucOMBgIgGNrY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=CS0+bK8U; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="CS0+bK8U" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1763384547; x=1794920547; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=phJaGN0B3TW6ZX73sC8DfFHe9nW+vI1qq2P0NKYL3vY=; b=CS0+bK8U+vp+JTy/G/dUmlyGuxN1O69qdlTqSeQSKfpd7eX9Yliz++PV 37EMpC/SHbLfHsgnx2SPH8k/qjbjWirBexLIK+3+Ugl7TjywrSN7kT5Lk B+HLOl4jmRmWZNCjPC2rQ2b3jVV9cvBDAHRbplDnQVDdSGoFyWjqF8/eA yWw0yenxeRAiuk38rs5kq3jhU9SAfGc4MlJlgyUzx1/ojmU59U0nINRTN an29TtIrkLRndJrMQA328ZwX3YlkXrHJJR45u7yrBH53ZEN32RBwCTO0c YCOahIJaCE5yA0ACHxYczxfnEg2RTbvckPs7VECPq9EgjpZ+FEIdewnmi A==; X-CSE-ConnectionGUID: fQvJhT7FQjyAY8OnJotrnQ== X-CSE-MsgGUID: 7pgeYI2oQz60jOZrvw7TsQ== X-IronPort-AV: E=Sophos;i="6.19,311,1754982000"; d="scan'208";a="280606607" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 17 Nov 2025 06:02:19 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex4.mchp-main.com (10.10.87.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.29; Mon, 17 Nov 2025 06:01:48 -0700 Received: from DEN-DL-M31836.microchip.com (10.10.85.11) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2507.58 via Frontend Transport; Mon, 17 Nov 2025 06:01:46 -0700 From: Horatiu Vultur To: , , , , , , , CC: , , , Horatiu Vultur Subject: [PATCH 2/2] ARM: dts: Add support for pcb8385 Date: Mon, 17 Nov 2025 13:57:09 +0100 Message-ID: <20251117125709.102013-3-horatiu.vultur@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251117125709.102013-1-horatiu.vultur@microchip.com> References: <20251117125709.102013-1-horatiu.vultur@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add basic support for pcb8385 [1]. It is a modular board which allows to add different daughter cards on which there are different PHYs. This adds support for UART, LEDs and I2C. [1] https://www.microchip.com/en-us/development-tool/ev83e85a Signed-off-by: Horatiu Vultur --- arch/arm/boot/dts/microchip/Makefile | 3 +- .../boot/dts/microchip/lan966x-pcb8385.dts | 137 ++++++++++++++++++ 2 files changed, 139 insertions(+), 1 deletion(-) create mode 100644 arch/arm/boot/dts/microchip/lan966x-pcb8385.dts diff --git a/arch/arm/boot/dts/microchip/Makefile b/arch/arm/boot/dts/micro= chip/Makefile index 79cd38fdc7dab..08986c24a4700 100644 --- a/arch/arm/boot/dts/microchip/Makefile +++ b/arch/arm/boot/dts/microchip/Makefile @@ -102,4 +102,5 @@ dtb-$(CONFIG_SOC_LAN966) +=3D \ lan966x-kontron-kswitch-d10-mmt-8g.dtb \ lan966x-pcb8290.dtb \ lan966x-pcb8291.dtb \ - lan966x-pcb8309.dtb + lan966x-pcb8309.dtb \ + lan966x-pcb8385.dtb diff --git a/arch/arm/boot/dts/microchip/lan966x-pcb8385.dts b/arch/arm/boo= t/dts/microchip/lan966x-pcb8385.dts new file mode 100644 index 0000000000000..f4817cee93436 --- /dev/null +++ b/arch/arm/boot/dts/microchip/lan966x-pcb8385.dts @@ -0,0 +1,137 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * lan966x-pcb8385.dts - Device Tree file for PCB8385 + */ +/dts-v1/; + +#include "lan966x.dtsi" +#include "dt-bindings/phy/phy-lan966x-serdes.h" + +/ { + model =3D "Microchip EVB - LAN9668"; + compatible =3D "microchip,lan9668-pcb8385", "microchip,lan9668", "microch= ip,lan966"; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + aliases { + serial0 =3D &usart3; + }; + + gpio-restart { + compatible =3D "gpio-restart"; + gpios =3D <&gpio 59 GPIO_ACTIVE_LOW>; + open-source; + priority =3D <200>; + }; + + leds { + compatible =3D "gpio-leds"; + + led-p1-green { + label =3D "cu0:green"; + gpios =3D <&sgpio_out 2 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + linux,default-trigger =3D "e200413c.mdio-mii:01:link"; + }; + + led-p1-yellow { + label =3D "cu0:yellow"; + gpios =3D <&sgpio_out 2 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + + led-p2-green { + label =3D "cu1:green"; + gpios =3D <&sgpio_out 3 0 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + linux,default-trigger =3D "e200413c.mdio-mii:02:link"; + }; + + led-p2-yellow { + label =3D "cu1:yellow"; + gpios =3D <&sgpio_out 3 1 GPIO_ACTIVE_LOW>; + default-state =3D "off"; + }; + }; +}; + +&aes { + status =3D "disabled"; /* Reserved by secure OS */ +}; + +&gpio { + fc0_b_pins: fc0-b-pins { + /* SCL, SDA */ + pins =3D "GPIO_25", "GPIO_26"; + function =3D "fc0_b"; + }; + + fc3_b_pins: fc3-b-pins { + /* RX, TX */ + pins =3D "GPIO_52", "GPIO_53"; + function =3D "fc3_b"; + }; + + sgpio_a_pins: sgpio-a-pins { + /* SCK, D0, D1, LD */ + pins =3D "GPIO_32", "GPIO_33", "GPIO_34", "GPIO_35"; + function =3D "sgpio_a"; + }; +}; + +&flx0 { + atmel,flexcom-mode =3D ; + status =3D "okay"; + + i2c0: i2c@600 { + pinctrl-0 =3D <&fc0_b_pins>; + pinctrl-names =3D "default"; + dmas =3D <0>, <0>; + i2c-analog-filter; + i2c-digital-filter; + i2c-digital-filter-width-ns =3D <35>; + i2c-sda-hold-time-ns =3D <1500>; + status =3D "okay"; + }; +}; + +&flx3 { + atmel,flexcom-mode =3D ; + status =3D "okay"; + + usart3: serial@200 { + pinctrl-0 =3D <&fc3_b_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + }; +}; + +&i2c0 { + eeprom@54 { + compatible =3D "atmel,24c01"; + reg =3D <0x54>; + status =3D "okay"; + }; + + eeprom@55 { + compatible =3D "atmel,24c01"; + reg =3D <0x55>; + status =3D "okay"; + }; +}; + +&sgpio { + pinctrl-0 =3D <&sgpio_a_pins>; + pinctrl-names =3D "default"; + microchip,sgpio-port-ranges =3D <0 3>; + status =3D "okay"; + + gpio@0 { + ngpios =3D <64>; + }; + gpio@1 { + ngpios =3D <64>; + }; +}; --=20 2.34.1