From nobody Tue Feb 10 04:17:38 2026 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67B7B33B960; Fri, 14 Nov 2025 17:26:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141200; cv=fail; b=Muq5YnhG33DmLNAexMiPgSK6uu5YMvljb0j45wDZ/r9PXOAS1EkhzR/LOf+saNXAukyTgxj8+gTzJo3UOEWt7AI6owllU8orxKeAQNmxmGQ3Ll3Yr5gWDY9d13CzbwbS2NUlURYOKvdwA86f79kN7damjLrCezAypX+N5Isoqt4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141200; c=relaxed/simple; bh=EwGSV9jjDj7hHvfuARVvg2ttPb+vZ3sWnIFi3f/2SKI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=k3137PtAhs6Zht5arzciC1d6hNrzy7IXbJXa++zRYt+MRaizqjqZGfg47F2TEDuZ/8uyMc+OpIJl86BVxHxOCY+vT8KRpBeAFlg0Ss5tkE5u5gvcd9wg78cFYV0+oY63Ao/SPB65kCmco+5NMbCShSMD+BZ8BB+b4VDtJgw2CVc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=dpnC1OKB; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="dpnC1OKB" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AEHLpjY2789581; Fri, 14 Nov 2025 18:26:19 +0100 Received: from as8pr04cu009.outbound.protection.outlook.com (mail-westeuropeazon11011032.outbound.protection.outlook.com [52.101.70.32]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4adr7pc2pv-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 14 Nov 2025 18:26:19 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Xdv/LRGWuK1UinGwR7YDLwl1epMpC/X881+BJ3XnoNbd+3ft2bzJzZ6gsmHaEC8ZQOmp2JafBRps0mnoKkdu8VCDso6kGiV8gwAYI9qJeR4DgAsij3F9Y50XUlC4yU0Bs3Uj9DEP63A0xs2RyLuTFtaV/QUlxwu5d3BgagktZhrRAJzup9/glvYGZnz0zSCkfLQ9sCxmz/D9m8ZogmuRl/BYf9KCXKGj3vYQPWrxnkPtyyF8DYr5Xfjze3uQDhRFb00UmgaarM0XvB7nGn52q79F+4RymXA4XTK2lU3llGkQFgFPyV10/oVF8QCwB1Ft2tPguTVhSznEVc35iIQkbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=l7vEuJq+SIJtMluKoppGMWqbrYTlvD8iGiEmc5vODzc=; b=Xqfn+nj6bs0PYU9VJIaqo2wQsvlbj35Mz/RKLBEnKh2FDOYfcKng3qEHQx5F9Q7NJ0jm7LA29IoZLsp8iPuQ33XTRMXsTZ0+n1QL/YP+02p9DyZhCz1TTnIb4EhxOwEmFKy89Ov4U1eIhcIZYd2MlsWZNmzkCr89ef+Uuu7LbwvxFcz3pD79eP3ZAEXTfaMoeQj4XiN9jmns3kpABIpX7H+2WYuaCI1KURCNUrep4hCqEayISCgHmZVdsXkZP+CxSX7RpjxehVPRYXPJf+gv74VU3ndZz2OnPtJ38ghRC0579lpI3eAHZMajWfByuR74creomzGPjDKWU5Hzvt8h8w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=l7vEuJq+SIJtMluKoppGMWqbrYTlvD8iGiEmc5vODzc=; b=dpnC1OKBhEtPd9zjBnQ+JWWfBBvwa15vqfuiRIVM7j4EENmTv9qJi+F5R6FMtJXJh99wLsXb1X42o0EhkZKAYFCxXaOGAI76/PK7M58BeTlpeBJZGi3uMKztPgUhvLVWUqMkQkqQgC29WkikWEdb6lU0J0vUnelXBOwUidIm8eleBOuiKUQC7MiKx+sHAZYEjoYY7xhtoUhWeV7N4fRyArP1Lk3LpvTu7NSjSi81pZ3kHIXg6YifpSHOS3/gnx/uW+ZgpdjibMoA7uq7EyfGwTpTldbLLYZkwsId9rVa0sRkJpt+byc19RkCE+KqgxeBEaFdVFQeEgWqEudKRDcnbg== Received: from DUZPR01CA0103.eurprd01.prod.exchangelabs.com (2603:10a6:10:4bb::15) by AM0PR10MB3634.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:152::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.17; Fri, 14 Nov 2025 17:26:15 +0000 Received: from DU2PEPF00028CFE.eurprd03.prod.outlook.com (2603:10a6:10:4bb:cafe::2f) by DUZPR01CA0103.outlook.office365.com (2603:10a6:10:4bb::15) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.18 via Frontend Transport; Fri, 14 Nov 2025 17:26:11 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DU2PEPF00028CFE.mail.protection.outlook.com (10.167.242.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.6 via Frontend Transport; Fri, 14 Nov 2025 17:26:14 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:24 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:13 +0100 From: Patrice Chotard Date: Fri, 14 Nov 2025 18:26:06 +0100 Subject: [PATCH v2 6/6] arm64: dts: st: Add boot phase tags for STMicroelectronics mp2 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251114-upstream_uboot_properties-v2-6-3784ff668ae0@foss.st.com> References: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> In-Reply-To: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: STKCAS1NODE1.st.com (10.75.128.134) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF00028CFE:EE_|AM0PR10MB3634:EE_ X-MS-Office365-Filtering-Correlation-Id: 0a3ed8da-378d-4e8e-d88c-08de23a2e9d6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|376014|1800799024|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?B?NTNrTWFTNjVQSjZ3YjNDVmNSRmxnRG1MSjBkTjNFZ3c1c3Nna3dZY2NsaXcz?= =?utf-8?B?UDRQQmxFRnNSY2huNHFoRStpaVpVa2NhNUpoRmQ5Y0dIZGNLM0lYamVnWG5x?= =?utf-8?B?T3dadEFRcWNCdHpuazh0ZTBkOTh5K09tL3RrZFM3cDJ5a285TUtVeGFocXdk?= =?utf-8?B?OVBLdk05NkNnZFZPN3lqTzlreFpwbVVrdEU0R0liSElSM3M5UUZPQVA4NTJo?= =?utf-8?B?Z0NRaTJycSs0WVVCTnFtaUdRWjVRTHpmcVNnNXJFN1Q4R2N2R1dsemNpeEJ0?= =?utf-8?B?bUlOS1M0YWVkSTI2SS94a2I2SE1YR2lHcmVveHcrQ2NVM3IycVdSSHdWdU5t?= =?utf-8?B?YkhVM1RoVWVjOStEY096MjZDV1kvTDRrR0Z3SjkwMHhhZ3Nkb3JQS3VkQ0Nx?= =?utf-8?B?SS9EcFdVVzNNS0lSalU2ZkVPTDQvTERHQXQxN2xNSHFRcisvUldmK24vWFkr?= =?utf-8?B?ZTJSSTYwNGZxeUpmckN1clBEVnBURTFZWkVVMm5tSE1BcW1iUFczRUxwQS9V?= =?utf-8?B?MlRONWF0aU0zVEl6d3lHSmZZWWJyUFBpWUx1T1JXMkR4OGxRd21ZeG84aEpX?= =?utf-8?B?eVNxMXFTcVhyWk41N0EyM3hlVVJZSlFpa2NxYTU3WDVFM082SUdDaEhLS1Ro?= =?utf-8?B?OFJzNFYwZWlwNmJFL0hNU1ZJYUp5a2Q1ZzFwb3ZGZHZBYUpIVk90YmFBUWc0?= =?utf-8?B?SjM1QWl6QkZvckMzdjMydUFXRHkxYjlmNEtINnd2SzEzMEhyTFZOYlpJMkVX?= =?utf-8?B?Z1pSdFFlbEFVSTNOTUhwdmFBUDdibW15TS8rOEVyNFFOWDBIYW9NeHJiV2JP?= =?utf-8?B?RU5xTjNROFpuT0tqbGhzV3VTYnJ2ZGtobFBJRUFnLy93MmUzNlBBMFhoV1p2?= =?utf-8?B?M1g0VnZJSzRRdXdBL0M5Nml3WWtmYlM2ZlVIV0JxcWpyOUZXVVVydUZYOENx?= =?utf-8?B?WEZqVzJWN1VVYjRLVVRMQWNTRDhTQ25MNDVCN3hqRWh6WWRwTjlYZklUSXpl?= =?utf-8?B?QmIwaXlITDZLOTYvV09maVY4N0wwUktmdmd1dE96S2Q0MFVyd24yUS9YSjZj?= =?utf-8?B?czNPZGltL2tHR1dCZmwzT0ExOWU0QzVIYnk0QXJNT0JqMGw5ZHVsMkRiRExJ?= =?utf-8?B?dFVhRUFLWFRtY2swRnArM0V5YXJFZTFJZndNTmNzd0hlcHJPTEVLWlpSMlRC?= =?utf-8?B?THJudTFsNkFmNDBKTTNnTkkxZ3pIaVh6OC9zSitZVVA4QlJPT2xVZGtkWCsy?= =?utf-8?B?N2tVT2RybEUzSHR6Q2VmaS83clh6ZWhXemRFUlZBdmFpTGFBUENxeFdHc2dS?= =?utf-8?B?T21WMFNnZWZadkg0aTZKT09RajZzQmxwenowUGgrUUhLWmE1bXZ5azE3eUpH?= =?utf-8?B?WEVtNHRSdW9NdmVUN3I0bzkvZGkzd0pucGh0K05XVnczSWVxSktkMDIrZEdX?= =?utf-8?B?UEx4cEIvd09XL04wU3gyNFcxcGpOOTM5WGVBRXU1RUM3TmF5N3JEQld4UmVk?= =?utf-8?B?akhCSE1oOGw0WnRLRnQvalZhMHpHY2VGTXpBRjhhSVFhbm1pcTRMaVZybE82?= =?utf-8?B?MkFVeTl6UVZTODFDdjY2a1F3YmlGbkFFRlhGbDVvWmRKZjhaSExrR3gwVGxx?= =?utf-8?B?SnpOMncrZnovU0RYQnY0YzRTUWFhc1hYR1o3NDhZNmN4U2FNZTl5UkM5WkNJ?= =?utf-8?B?UlV1ZFRzQlZ2dVF5K2lNZUlwckxlMnhxKzBKQWZ2czVJbFBkNkpqOW5qeHlN?= =?utf-8?B?elI5VlBFWEY5bEpSS0Y0Q3ZsWVhWazB1QXlBTVhrc1hsc1R3dlpha01jN0cy?= =?utf-8?B?T0syWXBSYXo2V3dZZmo0elJkNUpKRGx1L284aXpjWEIrbXZ5bWJuN3REeWQr?= =?utf-8?B?U2paUjBBSFhHTzhlNmlrZ0gySVBCUjczajVEQkxKY0JkeUhoSlNkUXZVQVhM?= =?utf-8?B?UEJuMHlHVUVOMGZMN2xjUnNoSUVvU0x5MVhmK0xiRkcvRjl6dTN2TW5rRkFU?= =?utf-8?B?VXZTa20vSWQvelFLOWtnTjZWNUZTS3ZwVjZKUDVqMHVXbGpIQ3dKVHVLMm9R?= =?utf-8?B?akljYndaVTJTOGhiODlqWithRFUrdHdBL2xqcDdwdlZzYU1MU2lkMU9QL3pJ?= =?utf-8?Q?ykB8=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(376014)(1800799024)(82310400026);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Nov 2025 17:26:14.6893 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 0a3ed8da-378d-4e8e-d88c-08de23a2e9d6 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028CFE.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR10MB3634 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE0MDE0MCBTYWx0ZWRfXxXR4oj0CvsDG uwc+W0SES0/rySufQv3XIUzmtylwwg7HSIGcOwVp4BR+B9WIWBSIfK8EFgQvXMKQ2yIKvTBjPzl MvGzuLCLSjh8c0542oEvsHudEUTK7rNbDkC6usocNV31NjIFIkx6jEXBAycOrZ88a3NEp9JteC6 ABa49VE6IAjmuXW0GJU/LsH9dt4N/8Ksj5ut282FQyemZSaaJaX3ut7NPWXWUbd1NOeRgVjb64G +Pynaf+inWr3eB4a0mxX438+O7butzPvWY+VCBd6ag6/xNd4xpc+YDfDAsgmbVTufLolp7zO8Hq KBdMEP4FuonDzdNpBK/gbGpoCVFbtSEy0c33egUsA9LQa7MCKmUr2hfvjntLHhVmN6fnq4pS7Rj 67H5hApS8fmruahZiwC3Y15uLJL6wA== X-Authority-Analysis: v=2.4 cv=avi/yCZV c=1 sm=1 tr=0 ts=6917663b cx=c_pps a=2LjHdM9d3nU5CJ51ne9XDg==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=XWp4PHTOCikA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=GxMybOy8btpGL25TnCYA:9 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: DZXvMor_j4VgGqHz2ChC-VF2eG-xw9ii X-Proofpoint-GUID: DZXvMor_j4VgGqHz2ChC-VF2eG-xw9ii X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-14_05,2025-11-13_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 malwarescore=0 suspectscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 adultscore=0 lowpriorityscore=0 phishscore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511140140 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm64/boot/dts/st/stm32mp211.dtsi | 7 +++++++ arch/arm64/boot/dts/st/stm32mp215f-dk.dts | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 22 ++++++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp235f-dk.dts | 11 +++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 26 ++++++++++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp255.dtsi | 3 ++- arch/arm64/boot/dts/st/stm32mp257f-dk.dts | 11 +++++++++++ arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 11 +++++++++++ 8 files changed, 91 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/st/stm32mp211.dtsi b/arch/arm64/boot/dts/s= t/stm32mp211.dtsi index bf888d60cd4f..81b6a71fc032 100644 --- a/arch/arm64/boot/dts/st/stm32mp211.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi @@ -50,6 +50,7 @@ firmware { optee { compatible =3D "linaro,optee-tz"; method =3D "smc"; + bootph-all; }; =20 scmi: scmi { @@ -57,15 +58,18 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; }; }; @@ -73,6 +77,7 @@ scmi_reset: protocol@16 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; }; =20 timer { @@ -92,6 +97,7 @@ soc@0 { interrupt-parent =3D <&intc>; #address-cells =3D <1>; #size-cells =3D <2>; + bootph-all; =20 rifsc: bus@42080000 { compatible =3D "simple-bus"; @@ -100,6 +106,7 @@ rifsc: bus@42080000 { dma-ranges; #address-cells =3D <1>; #size-cells =3D <2>; + bootph-all; =20 usart2: serial@400e0000 { compatible =3D "st,stm32h7-uart"; diff --git a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp215f-dk.dts index 7bdaeaa5ab0f..bc366639744a 100644 --- a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp215f-dk.dts @@ -45,5 +45,6 @@ &arm_wdt { }; =20 &usart2 { + bootph-all; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/st/stm32mp231.dtsi b/arch/arm64/boot/dts/s= t/stm32mp231.dtsi index 88e214d395ab..075b4419d3ae 100644 --- a/arch/arm64/boot/dts/st/stm32mp231.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp231.dtsi @@ -57,6 +57,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi { @@ -64,15 +65,18 @@ scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -114,6 +118,7 @@ scmi_vdda18adc: regulator@7 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; =20 cpu0_pd: power-domain-cpu0 { #power-domain-cells =3D <0>; @@ -146,6 +151,7 @@ soc@0 { interrupt-parent =3D <&intc>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 hpdma: dma-controller@40400000 { compatible =3D "st,stm32mp25-dma3"; @@ -223,6 +229,7 @@ rifsc: bus@42080000 { #address-cells =3D <1>; #size-cells =3D <1>; #access-controller-cells =3D <1>; + bootph-all; =20 i2s2: audio-controller@400b0000 { compatible =3D "st,stm32mp25-i2s"; @@ -760,6 +767,7 @@ bsec: efuse@44000000 { reg =3D <0x44000000 0x1000>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp@24 { reg =3D <0x24 0x4>; @@ -857,6 +865,7 @@ rcc: clock-controller@44200000 { <&scmi_clk CK_SCMI_PLL3>, <&clk_dsi_txbyte>; access-controllers =3D <&rifsc 156>; + bootph-all; }; =20 exti1: interrupt-controller@44220000 { @@ -955,6 +964,7 @@ exti1: interrupt-controller@44220000 { syscfg: syscon@44230000 { compatible =3D "st,stm32mp23-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; + bootph-all; }; =20 pinctrl: pinctrl@44240000 { @@ -965,6 +975,7 @@ pinctrl: pinctrl@44240000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioa: gpio@44240000 { reg =3D <0x0 0x400>; @@ -974,6 +985,7 @@ gpioa: gpio@44240000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -985,6 +997,7 @@ gpiob: gpio@44250000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -996,6 +1009,7 @@ gpioc: gpio@44260000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1007,6 +1021,7 @@ gpiod: gpio@44270000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -1018,6 +1033,7 @@ gpioe: gpio@44280000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -1029,6 +1045,7 @@ gpiof: gpio@44290000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -1040,6 +1057,7 @@ gpiog: gpio@442a0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -1051,6 +1069,7 @@ gpioh: gpio@442b0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -1062,6 +1081,7 @@ gpioi: gpio@442c0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; }; @@ -1084,6 +1104,7 @@ pinctrl_z: pinctrl@46200000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioz: gpio@46200000 { reg =3D <0 0x400>; @@ -1094,6 +1115,7 @@ gpioz: gpio@46200000 { clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/st/stm32mp235f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp235f-dk.dts index c3e688068223..391494eda5e6 100644 --- a/arch/arm64/boot/dts/st/stm32mp235f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp235f-dk.dts @@ -130,7 +130,18 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index a8e6e0f77b83..f6576304f42f 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -66,6 +66,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi { @@ -73,15 +74,18 @@ scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -142,6 +146,7 @@ v2m0: v2m@48090000 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; =20 CPU_PD0: power-domain-cpu0 { #power-domain-cells =3D <0>; @@ -174,6 +179,7 @@ soc@0 { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges =3D <0x0 0x0 0x0 0x80000000>; + bootph-all; =20 hpdma: dma-controller@40400000 { compatible =3D "st,stm32mp25-dma3"; @@ -305,6 +311,7 @@ rifsc: bus@42080000 { #size-cells =3D <1>; #access-controller-cells =3D <1>; ranges; + bootph-all; =20 timers2: timer@40000000 { compatible =3D "st,stm32mp25-timers"; @@ -1569,6 +1576,7 @@ trigger@4 { }; =20 ltdc: display-controller@48010000 { + bootph-all; compatible =3D "st,stm32mp251-ltdc"; reg =3D <0x48010000 0x400>; interrupts =3D , @@ -1577,6 +1585,7 @@ ltdc: display-controller@48010000 { clock-names =3D "lcd", "bus"; resets =3D <&rcc LTDC_R>; access-controllers =3D <&rifsc 80>; + bootph-all; status =3D "disabled"; }; =20 @@ -1738,6 +1747,7 @@ bsec: efuse@44000000 { reg =3D <0x44000000 0x1000>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp@24 { reg =3D <0x24 0x4>; @@ -1842,6 +1852,7 @@ rcc: clock-controller@44200000 { <&scmi_clk CK_SCMI_PLL3>, <&clk_dsi_txbyte>; access-controllers =3D <&rifsc 156>; + bootph-all; }; =20 exti1: interrupt-controller@44220000 { @@ -1941,6 +1952,7 @@ syscfg: syscon@44230000 { compatible =3D "st,stm32mp25-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; #clock-cells =3D <0>; + bootph-all; }; =20 pinctrl: pinctrl@44240000 { @@ -1951,6 +1963,7 @@ pinctrl: pinctrl@44240000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioa: gpio@44240000 { gpio-controller; @@ -1960,6 +1973,7 @@ gpioa: gpio@44240000 { reg =3D <0x0 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -1971,6 +1985,7 @@ gpiob: gpio@44250000 { reg =3D <0x10000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -1982,6 +1997,7 @@ gpioc: gpio@44260000 { reg =3D <0x20000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1993,6 +2009,7 @@ gpiod: gpio@44270000 { reg =3D <0x30000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -2004,6 +2021,7 @@ gpioe: gpio@44280000 { reg =3D <0x40000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -2015,6 +2033,7 @@ gpiof: gpio@44290000 { reg =3D <0x50000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -2026,6 +2045,7 @@ gpiog: gpio@442a0000 { reg =3D <0x60000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -2037,6 +2057,7 @@ gpioh: gpio@442b0000 { reg =3D <0x70000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -2048,6 +2069,7 @@ gpioi: gpio@442c0000 { reg =3D <0x80000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; =20 @@ -2059,6 +2081,7 @@ gpioj: gpio@442d0000 { reg =3D <0x90000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOJ>; st,bank-name =3D "GPIOJ"; + bootph-all; status =3D "disabled"; }; =20 @@ -2070,6 +2093,7 @@ gpiok: gpio@442e0000 { reg =3D <0xa0000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOK>; st,bank-name =3D "GPIOK"; + bootph-all; status =3D "disabled"; }; }; @@ -2092,6 +2116,7 @@ pinctrl_z: pinctrl@46200000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioz: gpio@46200000 { gpio-controller; @@ -2102,6 +2127,7 @@ gpioz: gpio@46200000 { clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; }; diff --git a/arch/arm64/boot/dts/st/stm32mp255.dtsi b/arch/arm64/boot/dts/s= t/stm32mp255.dtsi index 7a598f53a2a0..7b2e07613030 100644 --- a/arch/arm64/boot/dts/st/stm32mp255.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp255.dtsi @@ -21,6 +21,7 @@ lvds: lvds@48060000 { resets =3D <&rcc LVDS_R>; access-controllers =3D <&rifsc 84>; power-domains =3D <&CLUSTER_PD>; + bootph-all; status =3D "disabled"; }; =20 @@ -40,4 +41,4 @@ venc: venc@480e0000 { clocks =3D <&rcc CK_BUS_VENC>; access-controllers =3D <&rifsc 90>; }; -}; \ No newline at end of file +}; diff --git a/arch/arm64/boot/dts/st/stm32mp257f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp257f-dk.dts index e718d888ce21..69bac9e719d7 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-dk.dts @@ -130,7 +130,18 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts b/arch/arm64/boot/d= ts/st/stm32mp257f-ev1.dts index 6e165073f732..307b9692b00a 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts @@ -477,11 +477,22 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; =20 +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usart6 { pinctrl-names =3D "default", "idle", "sleep"; pinctrl-0 =3D <&usart6_pins_a>; --=20 2.43.0