From nobody Mon Feb 9 05:43:30 2026 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 428F32D6621; Fri, 14 Nov 2025 17:26:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141197; cv=fail; b=kdbnDHkv/YdmmVoXlPf0fgVwQ2b+YX4kjykl7avrJS3psjxQpp5FqTyBCGOFtp37/+U9D2QoDI4xoJzuB9edFc7aUQSqojQ2RRXJtr/+4evifRI+ef61zYNNh1usxzTfoGHw8N+UyIR/MeV97d7QteixSJSd5NpO0s9t4MdbUIY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141197; c=relaxed/simple; bh=V/bZUVJcM4sar3TS7DcHOMInjIQBtI+HPRUoyArDdpU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=L9/VZkqIDze644MdvdL9hTchRAISQRQlXUlpqS7Db+SEKzDk2X0qHWB/OTrGnUQs7hkVey0beBHlaBgJ2qlMFzlmXGN1ql+RK/jgZGWa2Fq8bNck/JH9zcdRMCW02kVz0jJAokntHLUlPNbMC5uTUmJqDfrK5AOno/E/PekPV08= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=Az9TMOV0; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="Az9TMOV0" Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AEH480N2782514; Fri, 14 Nov 2025 18:26:14 +0100 Received: from as8pr04cu009.outbound.protection.outlook.com (mail-westeuropeazon11011047.outbound.protection.outlook.com [52.101.70.47]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4adr7m3xfr-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 14 Nov 2025 18:26:14 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=jDwCPWw5TmzbdAS+A/wTml4WwLRQiLa15xDIodkl4zsMpyqI/zb6fAkAV3/36NdYljZETgC9qYnFQWvYelYpSRpJagxbLmvbz2ZEM3Kdwmu8xoFU9maMGJP1iAdMbrXTJt1ENyfMh2a194slC6IZym4j1olb6C7rMTjmXN3Rn3jaq6GosS9SHWVR/yCQOfZXAqRDoiXbxbiu858lSNCxugdlPf9DKmRIWJcizs9LbSCUtz9SPdUZ27t+4j8skxV3xqB/7ko8ABz2FVTNyU7TpCbH3qZa9kFrsXQfVsbrZVNoowmpqHegd73kMWwD4mat7yjY1XDyQnsMWLu5bbdgCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9dbe+C4JL0UZOJb7yQU/zoG/1X1vfGQr24dk72l+paQ=; b=YwGSmeuWAXBH1NIABBQdjcESYEtWBVxk7QYWLAy0UeSNTw3ZSgvUjPNEgto6KzkNfI4B6u0Poz+jHq4z18jKxAEIrnmIX1LGVayDs3ZuV15iorVdcy12tb+w1euH5K4SdlI1S4dfb8pBYReF8chKr59WPQaHD7xTQ3Mvy4qs3rOHdqLRsTaNmC030hT91tx0z2++Ms6WbGYxEyus6R6lzypDDvNJE+IzhXxdVJ9PMOTIgsMxV9vSSCapTLCcegBgA+m5aP0BDKbPVT2wNwnL0YrlHUKRe57ztBA4OiV0qwuT4pEumvHSLmDPybLDaFBn9MCSpSIHS0eb53R9awPsAw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9dbe+C4JL0UZOJb7yQU/zoG/1X1vfGQr24dk72l+paQ=; b=Az9TMOV0+ZI/wGoLGNsayuYoS8/V4soa2Sx0cBpkX/XKbef+OynbmdBaNUFnkB/yinstn0mvQvMtnUNmw/Vei8ArwBvyWY6eR17N7SVce3z1p/HkaXyzEzq/xEXdGUoruWbYYW/C9dIEdG3thXfYyYjKvJcmPRCnKkHxAfPwy62/EQIq+nHgwa4U14a0hq4QVGQ5DU2iXZfPqydtWbbeZh7PlxvgzRCYUBkDPIJy8lLlsM0xc0B53MugafpdKmh9nmHnQ05pq/34nD64dehp9lKvArikbGKikp55+Z07mpyrdFigqJOYHxfMUlzjR/Rn2eclj4AmLu24Zh83LfPz3g== Received: from AS4P195CA0036.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:65a::29) by AS8PR10MB7327.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:615::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.16; Fri, 14 Nov 2025 17:26:10 +0000 Received: from AM4PEPF00025F97.EURPRD83.prod.outlook.com (2603:10a6:20b:65a:cafe::9) by AS4P195CA0036.outlook.office365.com (2603:10a6:20b:65a::29) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.18 via Frontend Transport; Fri, 14 Nov 2025 17:26:07 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AM4PEPF00025F97.mail.protection.outlook.com (10.167.16.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.0 via Frontend Transport; Fri, 14 Nov 2025 17:26:10 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:22 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:09 +0100 From: Patrice Chotard Date: Fri, 14 Nov 2025 18:26:01 +0100 Subject: [PATCH v2 1/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics f4 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251114-upstream_uboot_properties-v2-1-3784ff668ae0@foss.st.com> References: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> In-Reply-To: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: STKCAS1NODE1.st.com (10.75.128.134) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM4PEPF00025F97:EE_|AS8PR10MB7327:EE_ X-MS-Office365-Filtering-Correlation-Id: 668b0756-cb3f-45dd-e293-08de23a2e72e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|376014|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?TmFCMjR0UHYrWUkycVNIY0dxNDgzbk1LMjJhdm82RFYraU5RMlhCZE9ZNCtq?= =?utf-8?B?VzhSYlM0R0tmaEZRRXh0V093WDNpYyt4T0dJZm1CM05ZeTB1MW9pSjFvajhj?= =?utf-8?B?Z0MySXIxR2w1dEJkZ25DUEpTL2o0d2JyT2ZJRlRlQk9Sc2laUlJlS1hXeHl1?= =?utf-8?B?cjBHSWVjZDBxTHBwdEsvMUQ0Qis1UmxlYVRFWEtyYlhha1BiK2psaVJYVmxk?= =?utf-8?B?Uy9YdHdLdWtMT0xnOCtlQVdUUW1lVHZFMWVLYmZwMU1CUUVwUkpXWkY3ZWNW?= =?utf-8?B?ZTlkQng4R0tyNzU1QktnYi9IdHZnRTZ0MmlLWWU0MndTMVd2M0RURG1kQ3FW?= =?utf-8?B?WHNrR0Npd1BoSHp4ZXgyeEJTWEV4Z0xPT3k0QzRxQ0RvRXozQTM3SmVIaGdU?= =?utf-8?B?L2FnYlczUFVQd3FCRU5RdzdGMzZ2OERXU25WUXNIUENRa1JzUXFLazIvTEQy?= =?utf-8?B?WTdXS0ZlZDU1RGF3NnBrWTFlRHA1S0xtMFFPVmFYZlNNZmlETW5VQ3JSOXZj?= =?utf-8?B?MU9OR0kzVHYzR1BHNlFRUjlhVlRjNTFSbDB6TnZlZmlsaWhpLzYrZXlNZjRr?= =?utf-8?B?S0NsVFJJUmtTVzNuaWJybTNqeGxyL09sVEpLQWlMeTZrMFkxYy9DQ3o3REw0?= =?utf-8?B?ZzgyQ1A2a2Z5OUtpUEpZZXpYcmhZWENMSERjUFJtbStqTXB2dXhCYmJQMCsv?= =?utf-8?B?L2RBSnVmamRNU09IWHFjMXpvWVVlTWFnNGNRL2wxL3BEdjJwSmpMTFBXVy9D?= =?utf-8?B?TWpoWE5iSGZaNzBQOTY3NGlWeGIwczFKSXpsalFrVUhXSU41MWIyZnh5SHZI?= =?utf-8?B?SmZSV2dTMWxZc2lGeGo0YjBMbmZvdi9xZ0FXakFiOUJUODFQbExWMkRLa2tD?= =?utf-8?B?bVJHcCtMb1VFZ0lTZmF2enkwcTBsUXJrd2VSNGlGUWQ2eld4UjR3ZWVFRXdM?= =?utf-8?B?TERKczZUcXpWQkNDanJ6VENiOHArMHZHRnFDVjhDN09ON3AvSkFJMU8yUXBE?= =?utf-8?B?Y29xYVBCZ3I2SWgyUGhoQnlwaUIxK2RQeDhmazl6Vk1LdGJpdVZxdzFTS2xL?= =?utf-8?B?bFo4VWR1OGk2c1kwSjRjZlZwNmU2TWlsS2lJTXdEbksvRHQ2OHBlL211UE9i?= =?utf-8?B?Uk5mREVScmQvdmFHNVdLUnBKVmlKMG9rL3FaaW5mUnRVL1JGUk51WkVLamp0?= =?utf-8?B?QTU2Q29EVGpFQTlQOHExVU0vTldJdmFKNTFzRE1nd3NseEhQbmdaejZwUk56?= =?utf-8?B?dlpFRHhNeDByc2VPaWthV0pmME16VjVqaGdHUXl0QTJkTnB1dFlzblJ2dXJU?= =?utf-8?B?T3liS1hWNzNwREcxVWQ2U1lHaGhVWXJNTDdLSFEyMkZ2c2lRVnNrays5UDdX?= =?utf-8?B?dEVkOTNTNktCUkZKVVRlL2ZjNUt4YkJhYnBVZExENUNzcmFNVFgvTlg5bElW?= =?utf-8?B?WTY1VmVUeWNvdDAvSEdnbUNSazN6dEttQnFOUXlSc1RjaU5Rby9nR1cxM1Vo?= =?utf-8?B?cDhoMElaTjRETUMxbVliL3JzUlV5bS81TFdPVjV3aVdSa1I3VW1uMHhKMkNl?= =?utf-8?B?WkhtUWNDVDlqNVIzczVyc3FUeUdaZ3EzY3RLaVhhWHN4dTlUL0JzTWkyUURr?= =?utf-8?B?RE9BdFZUWmJiVm03UkNDRWw4WHhyL1l4TkJyUWlkRVk4dXU5L2M3dURuSzR3?= =?utf-8?B?Ui80ZHdjdkVsQTNuUDBIU0t1Sk9XT1FMUEdtWjd1RkJxRXN5T0NGQm9YY0Vx?= =?utf-8?B?d1REUTVVMjNXTWVUMUhFc3licHVaWGtmZnZVKzM2bFF6Tjd0NkdJSVdwSUJ6?= =?utf-8?B?S3czcmZaV2wveHhVa2ZGa3drdU44aEVEQUFsWGd5VkNwR1h1dnpqRlc3MlZi?= =?utf-8?B?VllxUStBVXhSREg5TEkxakl1Zzl5NlRZdUROY2JKeVlGUGUxZjd2d0E5bDBz?= =?utf-8?B?bFhLZ0NrdGNhOG5idzN6cVFyVTA5aUt0SVRMS3hxTE9mZll3SGFFN3d4WUQ0?= =?utf-8?B?bkx4d1VMQnFqcXNKRlNEdUJud1h5KzMrVW04T0YvYzFXOTY0ZGxsYm5FZm0r?= =?utf-8?B?YmhWclU0UmJPbDZreGdJaXlEMEJuRTNRRkNCczZ5YUlQUEI0TTJTeTZYZ0JQ?= =?utf-8?Q?qbBs=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(376014)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Nov 2025 17:26:10.2671 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 668b0756-cb3f-45dd-e293-08de23a2e72e X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00025F97.EURPRD83.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR10MB7327 X-Authority-Analysis: v=2.4 cv=AZK83nXG c=1 sm=1 tr=0 ts=69176636 cx=c_pps a=ECArxf7uu/OkwjN1x9bPQw==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=XWp4PHTOCikA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=h9jCnciPw8RmqMyquroA:9 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: c_WGiz6FENewK7DDlrsKlM3CGa_FK3M_ X-Proofpoint-GUID: c_WGiz6FENewK7DDlrsKlM3CGa_FK3M_ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE0MDE0MCBTYWx0ZWRfX188fMhA/35fh pEOMANUKipu5+hMyd0/ICoKnjGs3ADk1rU4cuyKnl2iDhGqaLaIDXMI7Y6rRZWtFnrHI7Gq4SE0 RI5dikCACE2Mvys5GAJ/uW0yHSpYyD/BferdZuvcoN1tN+8hfrYnaEROuJePkjbAuyAsyIIfrOt lYotOX0YyfeikxdjRRrFYCTZuA/cOjvpkPJLdlQUiZc4RrX+SsgdUbfh94glyWxRl6i9O1doLu6 LULIK2RCmVHzxB37n7rYjRikUUugRM9CM/1nf4BzMS+pkx1tjJZ3xHHfKR+60zAUDyjx5IMzaUl +xmZ6XvRE+a77Pr15NdpxgUBHNzHV6aMvRyjXSNeTny9ivNeMDIeIR9PBluN6eOCRVqY52FQj25 Z+RKIGcfuw1wNuHD46aqJHMpAsfKxw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-14_05,2025-11-13_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 phishscore=0 adultscore=0 priorityscore=1501 bulkscore=0 clxscore=1015 lowpriorityscore=0 suspectscore=0 malwarescore=0 impostorscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511140140 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32429i-eval.dts | 11 +++++++++++ arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi | 12 ++++++++++++ arch/arm/boot/dts/st/stm32f429-disco.dts | 11 +++++++++++ arch/arm/boot/dts/st/stm32f429.dtsi | 9 +++++++++ arch/arm/boot/dts/st/stm32f469-disco.dts | 12 ++++++++++++ 5 files changed, 55 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32429i-eval.dts b/arch/arm/boot/dts/st= /stm32429i-eval.dts index afa417b34b25..3b6151fcb070 100644 --- a/arch/arm/boot/dts/st/stm32429i-eval.dts +++ b/arch/arm/boot/dts/st/stm32429i-eval.dts @@ -312,6 +312,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -326,6 +327,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "host"; phys =3D <&usbotg_hs_phy>; diff --git a/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi b/arch/arm/boot/dts/= st/stm32f4-pinctrl.dtsi index 3bb812d6399e..bcaed4618738 100644 --- a/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32f4-pinctrl.dtsi @@ -51,6 +51,7 @@ pinctrl: pinctrl@40020000 { ranges =3D <0 0x40020000 0x3000>; interrupt-parent =3D <&exti>; st,syscfg =3D <&syscfg 0x8>; + bootph-all; =20 gpioa: gpio@40020000 { gpio-controller; @@ -60,6 +61,7 @@ gpioa: gpio@40020000 { reg =3D <0x0 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOA)>; st,bank-name =3D "GPIOA"; + bootph-all; }; =20 gpiob: gpio@40020400 { @@ -70,6 +72,7 @@ gpiob: gpio@40020400 { reg =3D <0x400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOB)>; st,bank-name =3D "GPIOB"; + bootph-all; }; =20 gpioc: gpio@40020800 { @@ -80,6 +83,7 @@ gpioc: gpio@40020800 { reg =3D <0x800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOC)>; st,bank-name =3D "GPIOC"; + bootph-all; }; =20 gpiod: gpio@40020c00 { @@ -90,6 +94,7 @@ gpiod: gpio@40020c00 { reg =3D <0xc00 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOD)>; st,bank-name =3D "GPIOD"; + bootph-all; }; =20 gpioe: gpio@40021000 { @@ -100,6 +105,7 @@ gpioe: gpio@40021000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOE)>; st,bank-name =3D "GPIOE"; + bootph-all; }; =20 gpiof: gpio@40021400 { @@ -110,6 +116,7 @@ gpiof: gpio@40021400 { reg =3D <0x1400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOF)>; st,bank-name =3D "GPIOF"; + bootph-all; }; =20 gpiog: gpio@40021800 { @@ -120,6 +127,7 @@ gpiog: gpio@40021800 { reg =3D <0x1800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOG)>; st,bank-name =3D "GPIOG"; + bootph-all; }; =20 gpioh: gpio@40021c00 { @@ -130,6 +138,7 @@ gpioh: gpio@40021c00 { reg =3D <0x1c00 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOH)>; st,bank-name =3D "GPIOH"; + bootph-all; }; =20 gpioi: gpio@40022000 { @@ -140,6 +149,7 @@ gpioi: gpio@40022000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOI)>; st,bank-name =3D "GPIOI"; + bootph-all; }; =20 gpioj: gpio@40022400 { @@ -150,6 +160,7 @@ gpioj: gpio@40022400 { reg =3D <0x2400 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOJ)>; st,bank-name =3D "GPIOJ"; + bootph-all; }; =20 gpiok: gpio@40022800 { @@ -160,6 +171,7 @@ gpiok: gpio@40022800 { reg =3D <0x2800 0x400>; clocks =3D <&rcc 0 STM32F4_AHB1_CLOCK(GPIOK)>; st,bank-name =3D "GPIOK"; + bootph-all; }; =20 usart1_pins_a: usart1-0 { diff --git a/arch/arm/boot/dts/st/stm32f429-disco.dts b/arch/arm/boot/dts/s= t/stm32f429-disco.dts index a3cb4aabdd5a..39a80a9caa5f 100644 --- a/arch/arm/boot/dts/st/stm32f429-disco.dts +++ b/arch/arm/boot/dts/st/stm32f429-disco.dts @@ -209,6 +209,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -223,6 +224,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { compatible =3D "st,stm32f4x9-fsotg"; dr_mode =3D "host"; diff --git a/arch/arm/boot/dts/st/stm32f429.dtsi b/arch/arm/boot/dts/st/stm= 32f429.dtsi index ad91b74ddd0d..51c931f7b9d5 100644 --- a/arch/arm/boot/dts/st/stm32f429.dtsi +++ b/arch/arm/boot/dts/st/stm32f429.dtsi @@ -54,16 +54,20 @@ / { #size-cells =3D <1>; =20 clocks { + bootph-all; + clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_lsi: clk-lsi { @@ -76,10 +80,12 @@ clk_i2s_ckin: i2s-ckin { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; }; =20 soc { + bootph-all; romem: efuse@1fff7800 { compatible =3D "st,stm32f4-otp"; reg =3D <0x1fff7800 0x400>; @@ -580,6 +586,7 @@ syscfg: syscon@40013800 { compatible =3D "st,stm32-syscfg", "syscon"; reg =3D <0x40013800 0x400>; clocks =3D <&rcc 0 STM32F4_APB2_CLOCK(SYSCFG)>; + bootph-all; }; =20 exti: interrupt-controller@40013c00 { @@ -666,6 +673,7 @@ spi6: spi@40015400 { pwrcfg: power-config@40007000 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x40007000 0x400>; + bootph-all; }; =20 ltdc: display-controller@40016800 { @@ -694,6 +702,7 @@ rcc: rcc@40023800 { st,syscfg =3D <&pwrcfg>; assigned-clocks =3D <&rcc 1 CLK_HSE_RTC>; assigned-clock-rates =3D <1000000>; + bootph-all; }; =20 dma1: dma-controller@40026000 { diff --git a/arch/arm/boot/dts/st/stm32f469-disco.dts b/arch/arm/boot/dts/s= t/stm32f469-disco.dts index 8a4f8ddd083d..de025a385e9e 100644 --- a/arch/arm/boot/dts/st/stm32f469-disco.dts +++ b/arch/arm/boot/dts/st/stm32f469-disco.dts @@ -169,6 +169,7 @@ dsi_panel_in: endpoint { }; =20 <dc { + bootph-all; status =3D "okay"; =20 port { @@ -225,6 +226,7 @@ &timers5 { /* Override timer5 to act as clockevent */ compatible =3D "st,stm32-timer"; interrupts =3D <50>; + bootph-all; status =3D "okay"; /delete-property/#address-cells; /delete-property/#size-cells; @@ -239,6 +241,16 @@ &usart3 { status =3D "okay"; }; =20 +&usart3_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_fs { dr_mode =3D "host"; pinctrl-0 =3D <&usbotg_fs_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 05:43:30 2026 Received: from mx08-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3E4DA3396F1; Fri, 14 Nov 2025 17:26:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141197; cv=fail; b=qa8UlRmf8XtJmQCWP3kw+ivloZrVJN+rFO62zU1oEGQlk/W3FXjWR7EcHd1Vtmh+1Eo+TLSMofA0nMcdBem1Aa2NaJLDFv3XKYBOe4PYTkURlGGKyj3eZwBVjcRSzvUSZVojfSO4bxnn13m73dsl0+YehXUir6GdQhoeIUYoqnI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141197; c=relaxed/simple; bh=SPyTouDGCC91+XOEDTxMlZFfmZXDEg8sPf2qZbL5oWw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=uhincQDyaluSCMWzHFUsYm2j2NZoy/zNzSWxp5Xn/rksYSjID45KISyZxXZ5kCn2N1vWL52gCIOD7GouJNaGDjN4fs+qs/X3gGcRADlQdRe0tHjgFXWdMaKpbI/qEg6D23O+UFM/421+f6LSwI2MUdei10xE48Kg2xQqk548ZbY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=OGJbS+Q/; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="OGJbS+Q/" Received: from pps.filterd (m0369457.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AEHBWvU2798644; Fri, 14 Nov 2025 18:26:14 +0100 Received: from db3pr0202cu003.outbound.protection.outlook.com (mail-northeuropeazon11010068.outbound.protection.outlook.com [52.101.84.68]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4adr7j3xhg-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 14 Nov 2025 18:26:14 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=UmIDgc5176g7ncKRlb6jsumY83lMDgX8kQisEfgzZjfP6x7BdcHIMeVjtB9p4SKmJdtYCeoV4AvlNJ6z/fhR/tFw9Oke/JtyYph9XSn4eE8KEgWXueKiSM7UpdRytOfy9x1liAvwe/u90o1Ub60RRI4uQE0eHA/dn+vv6OuS0YCWaRCKgdJOwkQyFJDhculniQAnwbEZpBtoVtZGdhDsL4Qwk9/IiYoNt+sV6yrpoUiRsqcS1DPYO+3q4RRw4+28Lh1MhVhhZCfqSu2JFj/SOgcTjWsHhZsh+6vEhvoxzrjFHNRkRydCEf3d0DbCk6lmBy/4L/n2l3D4di66iWoDaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zdgesra8sUsh2QVglCjzufnpeFIapWv6f1CrS9FLne4=; b=SNUe7PD3goJ0R3PTXcbnTMPA2y1ZW6fUmvVmixgx6z/9tAxT7nY1HlirOBXGm2X4FH+zmuTTHURtem4jv8bj401BVEiFNafqOXZF2fpYklmEcZdc8wh+OBq/YUCOntbOvbY6GpMjoinnA5qN72gj1DPqDrozYX3t9OZZqXaFly754qo+gf7orgbp+x2VcEjQddkMO/E8DMc8SNPXgS3D6DauYdWekllzt9/XB1fScCplhkY3x4ml0u/KX9WdFuAeFrbof93JzalQ2f3s+vAOUjwXscmxvxqXpc+HuxGxoRd/HBQiLd16kxowZ+teTwxSnvxJU8Q9xA8AlTmy7PPzyw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zdgesra8sUsh2QVglCjzufnpeFIapWv6f1CrS9FLne4=; b=OGJbS+Q/aXVNaWbaLzo+FUULVslcEBvfxxLwM1HKMBsZ/4Sx7+TqlENGlit75nKTMOOAGSSEvY7uMk+BYvMSEHrOp4xTMe7qxcCYiWJOoYb4CIJkT6AnG10e6UMGgOajHjjnlS1Ayp5uVyrr35ng77bfk8kKjGGwJiAuju4JxYdkOSTMNZgk6YulY2DIaAbOcZLbXTCPkEfKE5FCbre94UWsnieePNz/VvDbUBQI5XaxE51LuRmgCZef3XnCU/EsIMW7NAPWcAlVyiOa/rIcrLo9WMRVvy9ZQ3Q5H2HWRTEgP5MsRvBMgyd9H4xcfwd+NuXaduaZ6zW3G9i4WZwAqg== Received: from DUZPR01CA0216.eurprd01.prod.exchangelabs.com (2603:10a6:10:4b4::14) by GV2PR10MB9656.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:150:303::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.17; Fri, 14 Nov 2025 17:26:11 +0000 Received: from DU2PEPF00028CFC.eurprd03.prod.outlook.com (2603:10a6:10:4b4:cafe::eb) by DUZPR01CA0216.outlook.office365.com (2603:10a6:10:4b4::14) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.17 via Frontend Transport; Fri, 14 Nov 2025 17:26:09 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DU2PEPF00028CFC.mail.protection.outlook.com (10.167.242.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.13 via Frontend Transport; Fri, 14 Nov 2025 17:26:10 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:21 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:10 +0100 From: Patrice Chotard Date: Fri, 14 Nov 2025 18:26:02 +0100 Subject: [PATCH v2 2/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics f7 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251114-upstream_uboot_properties-v2-2-3784ff668ae0@foss.st.com> References: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> In-Reply-To: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: STKCAS1NODE1.st.com (10.75.128.134) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF00028CFC:EE_|GV2PR10MB9656:EE_ X-MS-Office365-Filtering-Correlation-Id: 78ee245d-21ca-46b9-5963-08de23a2e7a1 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|1800799024|376014|36860700013; X-Microsoft-Antispam-Message-Info: =?utf-8?B?eFVhL1JmeG1xeXJXVVlOQUtBM0F2SFpraC8ybVI2MGhwanVXdlFuWFBBYW42?= =?utf-8?B?RXhzQnY1L0FsV3lxajBuUmtjNEdUL2lKbFpuUzA5cFQ2SHgyNTZEQysyalps?= =?utf-8?B?bCtRWHZiR2pkQ09JLzBtMnZnS3diQ01rMjNwaWt1Tmp0cFVvc1ZsYXBLa1g5?= =?utf-8?B?eEMrRlNibm5CWUl0SmcrYTVCS2JyOUxTNDdYMS9lZkdOSnI4M1VBK1FJQzVa?= =?utf-8?B?cWZiL3pLUlNpR20wYk5oeElkd3RTZ0NsQXhqSmV5blNtUU5zMnY1WU5yZ0o5?= =?utf-8?B?OU5ZKzlxMFdVTElXaWJtdG45bE5jMVVyeW1JWElhbHY3bGw0WGFDREpZVitN?= =?utf-8?B?S0pmb2N5Wkw3VGZlb1RzS2dmWCtycE5QaVk0d0p2ZG5teUFzTDkzQTk2VzM0?= =?utf-8?B?ZjN3aXFwZTlKS0I5eCtuRGkyRXF1U05uYlhURHpVRlZkdVlBL20wcVZmTkNu?= =?utf-8?B?ZzN2TGdLTXRJa3dOaDhBVkx0aFJqMHVOR3NORnBPdS9jYUxoL2FBMXp0ek5G?= =?utf-8?B?RVV1UFJqY254dC9qcmtGU1UvM1F2ZVJQZzhNaFlHUjZoVUQ3ZXpNcDBYeE1H?= =?utf-8?B?WWlneGtpL00vR1dpSEZZejhvM0RpK2kyeE5pWmd5dnN4Y3RnQmhSK0lObnN2?= =?utf-8?B?ZjZFQkJzUlJ0emVlQkN0dWwwbVJsWkEya0YzbmZ2Y1hqRWR4VTZObGUra1Bi?= =?utf-8?B?ZTM2NnQ3K2ZranQ3WGNZVWQ1aGROUUxlUWVkSi8ranp4aXZyLytkcHJ3NkdG?= =?utf-8?B?eFJmaTdtTWUwRFM3UTZNdFA4TE9SZWVvbGtodFpWZnVjM2s4WUdpNjNZQUV2?= =?utf-8?B?U2E2ZmhPT2oyUlhsWVVzL1ZqaG5ITmhXbE9VZmk4SENmYXV2NHR5eXhpK1NS?= =?utf-8?B?YWFWeDZtNzBrRUh2eUNHZHArOGhNTlovL2p0T1JwNVpmV3BJSzRWdm9aQXFv?= =?utf-8?B?b2s4Szc0RitIc3Ivb1Y1Ymtod2gzMkpuZmJrREVvT1hOVlJtU3lmNVVuanNY?= =?utf-8?B?WXQxSXFpRlVyOUQxSmc5aGVtaVFQY2ZtdjJFbTQzdndWc0lHR1VzOFVCUkhH?= =?utf-8?B?RWdlZ3FPNG5sc24zZTgzZWtDVVFyTkkzamhyS3FUc2JFRFFhdDBFc0svaE9a?= =?utf-8?B?MFFGQkVsZE1kMUZRVnRxVTErNzNQaHZKU2cySUx3T2lWbVVneHZFL2g2eWYw?= =?utf-8?B?bVczQTBRelFZNlp6STJNeVdOanJmdkFwb0FWc1kwRENoY0pTejdDb3lGL1pk?= =?utf-8?B?RVd4Z3c4Y3JxUWxQRkY3ZFd0K2dnZnVpUHpKSGU0OFJkeUNWTFRTOGNNcXMz?= =?utf-8?B?RGtWY3JycThlUG5IMGVjb1N2KzBMaCtIVm9PeXgxVldKaEI0Um9iNXhNYkhj?= =?utf-8?B?S0h0bm5wVmNpZDdxRTlnUStMSEoySTJMTkVKdXdodFZRODh1MmV2RjJreC9y?= =?utf-8?B?eGhNbkxYMC93aE5jTWh0bGluL0pBSTk0aFp1cE1aTDlabWRjZGViTjQrcDJK?= =?utf-8?B?c3doQjhOcEFVdURKRm9ab1AwK0UzQ2ZqZkk5OTRJWkpHRGVHMUVSMmJuZ0k0?= =?utf-8?B?ZWhrcHJVdDJtemlhQm14TFhOdjVuRC9Ja01EdUlOMktvMERQZ0JNRDJIbklE?= =?utf-8?B?eXNaWE9ESnNuRlYwclZwWUJiZ0RFaFhDYXZIN042Y0NGdkFNUGZOaW5aVVNK?= =?utf-8?B?cjZBZUw5dFlKaXNIT3V4VWVPRTQ2N2piY3FCNHFqV3Z2OFgwMVh6eS81VG02?= =?utf-8?B?WThlWXJFS0VuWkJicDIxUHZveXZJdGNLcWdqd2NMTTlQN3U3U215Y2E4emgy?= =?utf-8?B?dlU4TEpWTnVMbG91Y09OR3h5K3Uxd3kvZUd5YThNOUFIdDRHZzlNQkpTSnBj?= =?utf-8?B?T21HYVUyenVXdTBvSEgwVU1qQ3huRVZIOWlXc2IxYTgwY0h2d0dBazRlY0c1?= =?utf-8?B?c3FubWFsQ28vSWVCSWsralVDTnJUSEZ0aEhJaHQvaERpNTh6RmdtQmtoL25N?= =?utf-8?B?RlN5NHVZMGlNVHc2ZWpIanhkanNoSzdOYVR2WXJ1akhYeGxQN0ZLRHdTZFhZ?= =?utf-8?B?M1lrWjRZcCtqVFhrZlhPVkk3SXUrc2NvTTl2b1Y1b1lISGRCekxPc0gyMnA1?= =?utf-8?Q?YkWU=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(376014)(36860700013);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Nov 2025 17:26:10.9867 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 78ee245d-21ca-46b9-5963-08de23a2e7a1 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028CFC.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR10MB9656 X-Proofpoint-ORIG-GUID: aRj6LLo6cNgS9PagUEyIF_KzG2VrlnLa X-Authority-Analysis: v=2.4 cv=DPqCIiNb c=1 sm=1 tr=0 ts=69176636 cx=c_pps a=jcIAchfDan2QaPLKFZfxcQ==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=XWp4PHTOCikA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=fTQ55MeeFdhIrGqxLO4A:9 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE0MDE0MCBTYWx0ZWRfX642Znr+hRdpN qaJegSgw97oHw/VLFpAYMMsEJWJQ8D3wokSx+SDgV/o1xI1p+4g4uj2qogI54N7uHZy81mZeYhd GWiSruNioLtzd+fe9W1ZGxsJ10NIF4mm2JyKlCQo9iKAaZkcY0zSd6ZfyOzZPiiwqnn0ZzOfkD+ pe/zS80Ro9Km8Q44pSI53x1hR3Zs2vcCIgsopSUynxC1AzaF5isGGSLcWBs9KjzVylhNgppV/ok 6RC9g/e20K9GL3CObDxMD+loTi9o2K1j0QfbdWS0w2JtKS9JE31qH1mzgUsT/F0QElCQle4ZR1L O21qMy1CnUL/CDaV1zjdLXKrd+9j7WrfOEjG2aL7FT06D3LZB6JsFXwntOhokU4XNO0ECAbT9GF 0cJQ32iArvdCd2vrslirIY1NyIVkxA== X-Proofpoint-GUID: aRj6LLo6cNgS9PagUEyIF_KzG2VrlnLa X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-14_05,2025-11-13_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 impostorscore=0 suspectscore=0 lowpriorityscore=0 clxscore=1015 malwarescore=0 phishscore=0 priorityscore=1501 spamscore=0 bulkscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511140140 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32746g-eval.dts | 10 ++++++++++ arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi | 11 +++++++++++ arch/arm/boot/dts/st/stm32f746-disco.dts | 12 ++++++++++++ arch/arm/boot/dts/st/stm32f746.dtsi | 5 +++++ arch/arm/boot/dts/st/stm32f769-disco.dts | 12 ++++++++++++ 5 files changed, 50 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32746g-eval.dts b/arch/arm/boot/dts/st= /stm32746g-eval.dts index e9ac37b6eca0..26c5796a81fb 100644 --- a/arch/arm/boot/dts/st/stm32746g-eval.dts +++ b/arch/arm/boot/dts/st/stm32746g-eval.dts @@ -213,6 +213,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "otg"; phys =3D <&usbotg_hs_phy>; diff --git a/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/= st/stm32f7-pinctrl.dtsi index 97fc3fb5a9ca..6b01c3c84272 100644 --- a/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi +++ b/arch/arm/boot/dts/st/stm32f7-pinctrl.dtsi @@ -24,6 +24,7 @@ gpioa: gpio@40020000 { reg =3D <0x0 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOA)>; st,bank-name =3D "GPIOA"; + bootph-all; }; =20 gpiob: gpio@40020400 { @@ -34,6 +35,7 @@ gpiob: gpio@40020400 { reg =3D <0x400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOB)>; st,bank-name =3D "GPIOB"; + bootph-all; }; =20 gpioc: gpio@40020800 { @@ -44,6 +46,7 @@ gpioc: gpio@40020800 { reg =3D <0x800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOC)>; st,bank-name =3D "GPIOC"; + bootph-all; }; =20 gpiod: gpio@40020c00 { @@ -54,6 +57,7 @@ gpiod: gpio@40020c00 { reg =3D <0xc00 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOD)>; st,bank-name =3D "GPIOD"; + bootph-all; }; =20 gpioe: gpio@40021000 { @@ -64,6 +68,7 @@ gpioe: gpio@40021000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOE)>; st,bank-name =3D "GPIOE"; + bootph-all; }; =20 gpiof: gpio@40021400 { @@ -74,6 +79,7 @@ gpiof: gpio@40021400 { reg =3D <0x1400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOF)>; st,bank-name =3D "GPIOF"; + bootph-all; }; =20 gpiog: gpio@40021800 { @@ -84,6 +90,7 @@ gpiog: gpio@40021800 { reg =3D <0x1800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOG)>; st,bank-name =3D "GPIOG"; + bootph-all; }; =20 gpioh: gpio@40021c00 { @@ -94,6 +101,7 @@ gpioh: gpio@40021c00 { reg =3D <0x1c00 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOH)>; st,bank-name =3D "GPIOH"; + bootph-all; }; =20 gpioi: gpio@40022000 { @@ -104,6 +112,7 @@ gpioi: gpio@40022000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOI)>; st,bank-name =3D "GPIOI"; + bootph-all; }; =20 gpioj: gpio@40022400 { @@ -114,6 +123,7 @@ gpioj: gpio@40022400 { reg =3D <0x2400 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOJ)>; st,bank-name =3D "GPIOJ"; + bootph-all; }; =20 gpiok: gpio@40022800 { @@ -124,6 +134,7 @@ gpiok: gpio@40022800 { reg =3D <0x2800 0x400>; clocks =3D <&rcc 0 STM32F7_AHB1_CLOCK(GPIOK)>; st,bank-name =3D "GPIOK"; + bootph-all; }; =20 cec_pins_a: cec-0 { diff --git a/arch/arm/boot/dts/st/stm32f746-disco.dts b/arch/arm/boot/dts/s= t/stm32f746-disco.dts index b57dbdce2f40..9545b14d77c3 100644 --- a/arch/arm/boot/dts/st/stm32f746-disco.dts +++ b/arch/arm/boot/dts/st/stm32f746-disco.dts @@ -169,6 +169,7 @@ touchscreen@38 { <dc { pinctrl-0 =3D <<dc_pins_a>; pinctrl-names =3D "default"; + bootph-all; status =3D "okay"; =20 port { @@ -207,6 +208,17 @@ &usart1 { status =3D "okay"; }; =20 + +&usart1_pins_b { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_fs { dr_mode =3D "host"; pinctrl-0 =3D <&usbotg_fs_pins_a>; diff --git a/arch/arm/boot/dts/st/stm32f746.dtsi b/arch/arm/boot/dts/st/stm= 32f746.dtsi index 208f8c6dfc9d..b0f012de759c 100644 --- a/arch/arm/boot/dts/st/stm32f746.dtsi +++ b/arch/arm/boot/dts/st/stm32f746.dtsi @@ -54,6 +54,7 @@ clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk-lse { @@ -76,6 +77,7 @@ clk_i2s_ckin: clk-i2s-ckin { }; =20 soc { + bootph-all; timers2: timers@40000000 { #address-cells =3D <1>; #size-cells =3D <0>; @@ -149,6 +151,7 @@ timers5: timers@40000c00 { reg =3D <0x40000C00 0x400>; clocks =3D <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; clock-names =3D "int"; + bootph-all; status =3D "disabled"; =20 pwm { @@ -645,6 +648,7 @@ ltdc: display-controller@40016800 { pwrcfg: power-config@40007000 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x40007000 0x400>; + bootph-all; }; =20 crc: crc@40023000 { @@ -663,6 +667,7 @@ rcc: rcc@40023800 { st,syscfg =3D <&pwrcfg>; assigned-clocks =3D <&rcc 1 CLK_HSE_RTC>; assigned-clock-rates =3D <1000000>; + bootph-all; }; =20 dma1: dma-controller@40026000 { diff --git a/arch/arm/boot/dts/st/stm32f769-disco.dts b/arch/arm/boot/dts/s= t/stm32f769-disco.dts index 535cfdc4681c..539517c7991e 100644 --- a/arch/arm/boot/dts/st/stm32f769-disco.dts +++ b/arch/arm/boot/dts/st/stm32f769-disco.dts @@ -133,6 +133,7 @@ &clk_hse { &dsi { #address-cells =3D <1>; #size-cells =3D <0>; + bootph-all; status =3D "okay"; =20 ports { @@ -178,6 +179,7 @@ &i2c1 { }; =20 <dc { + bootph-all; status =3D "okay"; =20 port { @@ -221,6 +223,16 @@ &usart1 { status =3D "okay"; }; =20 +&usart1_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { dr_mode =3D "otg"; phys =3D <&usbotg_hs_phy>; --=20 2.43.0 From nobody Mon Feb 9 05:43:30 2026 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6644B29BD81; Fri, 14 Nov 2025 17:26:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141196; cv=fail; b=Is/8F42eMvFFL9Qjkf2MS6o6/6h7ts7xEItZVWde1McOJ5MBbmWfvDUGaudI3N4/ELi/m4Z2GAAUc14MwsoPrZfo+CmYlWUwWFgh5OtjQL/7SXi5CLZI63X5JAVRl6rswPnVuoOZifBY2G7hJ/LtMg6mCJnzTmR9BePauEacsGU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141196; c=relaxed/simple; bh=FFZ8TxbdgnCksc9ja57FCXTgy8xDeLloWUEePs0vZiA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=KekxBMVLQ8npMsqOPVJFnSUlY9TICqKcMWwZPQaTtkWZFoBOqMpSBvhACwLQJ9aJt5ptoabXBPKdshjnqLjvkM6Ar5syBzg1G3hH0HvHnYzTNMAxwQrvI64PBsqncd18XCqjQqumIsv/Msuq11UvmgnTECDpnbZttQAPZWUmElY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=eUkvbbBI; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="eUkvbbBI" Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AEGjHJv3048546; Fri, 14 Nov 2025 18:26:15 +0100 Received: from du2pr03cu002.outbound.protection.outlook.com (mail-northeuropeazon11011041.outbound.protection.outlook.com [52.101.65.41]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4adr7kkx9d-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 14 Nov 2025 18:26:15 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=QCVSJ0RuZp+McDwYukOBcduPDLjF7JaT3jJZc3nrtw/derIQkDn3ekvxttmMp4luc5IFbLhU3zKGMZ5MCIM+SPuyzGskwdWjHgZJrFhFWbZWAScwc9//5ZXAnt7GoPRSEDXaCf3IzDX79kY/iVhb90gRKYeR+O3Ca8y4TYMONETPJTMoLFz3iD+X/cCTCnoncECJ7M06G01kfOxnvv16NMciNQjx4xm17d4uCs5HU0772yKSQjJy0svjwEGtJIx5Pct+Wt3fQMFvwDaRazavX6StQXQdQkHQ7DjT03NsDP+3FWL0ihlZu46ZbBby+WOCeFckg/fWf7CllPlVw/J7PQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YExCqRFrfDEsaunpy04sLQ8JOdIM85t5EPyjuyqYBAU=; b=tb9lCyKq92wT9pf/cWO6APKY00pWMioon3iWY/M9OzPPPpANImzDzU77QK58/1cNUgDZqQn2d8Wx1kcIoCHtDje9dzXUJOmBjcoZ7NyvGXp1/2lJcFJsMWL9Idaiv5GXtYjjbEU1oVzQVQKJkAeRFd2lZhbuD0SBOEdCS3Cyu12TdqMko0yvp8Kf6Grwp5TXPaL6jGmAex27z5gBaCR0Rk8pjNjeCZecn9qzHqnaQ5CEDYhCRhLLRpkugDaK7JGln8RxFC4aPYj234rIAwk/X10k0TPgpj88bQhmOLg7qMrtGs3cVN+eqT5x91HBVEgOD1NMk+X+yt0VoP9AaskQmg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YExCqRFrfDEsaunpy04sLQ8JOdIM85t5EPyjuyqYBAU=; b=eUkvbbBIaOYCjgBqnvfu3Dfc6xa/rSgSwNME3yaBkLyTInaa9VNyQeObI33kVE4SPAgW2qz4rcFukboyGixvC38iF6148q2QbwZfFD59TLXqw+5Yt+jYxAIOXmytRbIp2n6sEOW2+03+Ev26N6NtDX2hP7eFD7bw9tcW4VTqYgcCt/re2Guh7ZkGiEctyWE/pXfnBry5J9Q229MsT999qMZ2AuSXx4DjuuKUJHjNF2q5xYyh6baDXax4A6UehYNCB+sRRvPPmt1vrmB9C4kN91qak9gydUsKkwc+u20njLJGD1jiDLMTv4ksEq2lL2/LtRKSwTTYNiOnKtWvrpkdqQ== Received: from AM9P192CA0008.EURP192.PROD.OUTLOOK.COM (2603:10a6:20b:21d::13) by DB9PR10MB8144.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:4ee::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.17; Fri, 14 Nov 2025 17:26:12 +0000 Received: from AM4PEPF00025F9A.EURPRD83.prod.outlook.com (2603:10a6:20b:21d:cafe::cb) by AM9P192CA0008.outlook.office365.com (2603:10a6:20b:21d::13) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.16 via Frontend Transport; Fri, 14 Nov 2025 17:26:07 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AM4PEPF00025F9A.mail.protection.outlook.com (10.167.16.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.0 via Frontend Transport; Fri, 14 Nov 2025 17:26:11 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:23 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:10 +0100 From: Patrice Chotard Date: Fri, 14 Nov 2025 18:26:03 +0100 Subject: [PATCH v2 3/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics h7 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251114-upstream_uboot_properties-v2-3-3784ff668ae0@foss.st.com> References: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> In-Reply-To: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: STKCAS1NODE1.st.com (10.75.128.134) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM4PEPF00025F9A:EE_|DB9PR10MB8144:EE_ X-MS-Office365-Filtering-Correlation-Id: 4edb6211-b68b-4e1a-cc6e-08de23a2e828 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|82310400026|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?RzU5MWNzajJldFltWTBOSEYwTmpmZFlrZS9MMUdTSEhKeWVxTUVTNFBQZitv?= =?utf-8?B?U2NWYzJTcmdEbThlVGFGaU9MWjkvUmhVVjVuNnFIeHhLSkRnSjgwMnNrRkE3?= =?utf-8?B?cEkxckcrOG5xM0JFVytFQ2ZKYlYxVHZNOTBCeExFanBvSERqS2dDZHJnaXM4?= =?utf-8?B?MkJzTXh4TWs0d0xZKzVZU29YNjVjODNsck15QjBmcld1MjB1N3hoVjNhS05R?= =?utf-8?B?WXlhTU5SRmFLeVg2VlVJUTRqWFg3Skh2ZkdNMXp1Qmh5ZXFvN1BLd0Vna0x3?= =?utf-8?B?Y0NnSVk1U1ZOK3Ira2svVDJreVd1QlVHMGtJbEg1VkpPSVRKRXowdVpmZmJI?= =?utf-8?B?d0h3ZXBTRU5qS1FpV1J6cXdMOVZTUVlTSzdjVnVxMGpwa2VDQlp6MnBSM2k4?= =?utf-8?B?QVEyU1RHZzdYNjJSbFlBTEUvbVVnNGFpc2hiTUFMSy80anMxSDgrNzdjTTJz?= =?utf-8?B?VHFmdElvWUhYTmhVOCt2R2I5S3dWS3MxWVdsMC9JbkVrOEZpU1R6Y1FxMldY?= =?utf-8?B?dExMcTRLaUVUcSt1NURTVlg0Wlk1eFRhV0NmTWVPOXlLTVBmUTZUeXNDczFT?= =?utf-8?B?TGM2NHQrQlZaczBDNk1JTTFTejBWTGwvSVIrM1NyL0xwQlQzVWl4bHcrbElG?= =?utf-8?B?bUdBUjFYZktoM0NlQ2hza29xZENpVFRLTlc3ZnpnMnFuNG02d1dpRlBEcEp5?= =?utf-8?B?NCs2QWd0KzVraGNQenRTaldydHg2c3ovbkJ4cE1MNFRSRVhFNUtIaEhvYnhV?= =?utf-8?B?K2haaUFybDJVZFM0M1h3b01WY0E2WFQ0YTg4bHREOGJiUzdmQzdwOW9hYjMw?= =?utf-8?B?Q0pINlRXcUlOak4rYk5UaWpmZG1lL3Iza1crOTZGLytjcXIydHdHa2VvdUlm?= =?utf-8?B?bVN3UUttM1ZNRHJvczl0YlBpOHN0TlMvNDlGRnZMczhnRmRGcEI4VjdVcmdj?= =?utf-8?B?SjQ2UzU3SEhxcFVrbUxwcWtFZ3pyVGExY05xcEJSZ3U2enhqUEVqM1pWMnBD?= =?utf-8?B?bUREZGs3L0pNU3dQZzQ3ZktPWm5meVhNakU4K1pZZFBoYXhLdmdJMUxKa3Zl?= =?utf-8?B?RmlLZUJtOU5DdEZhTS9maEQxM0hFV0FGTnJ2SFVZeEFIQUhvS0JqZjE1b0JV?= =?utf-8?B?NmFQSjZWWnVLa1FaVkVTZlloL0MrTEk1UEZaUXhIRXgrajk4TTR5YkVQVENk?= =?utf-8?B?UXkwTWY0dUhncHVCNU5LZUxBQ2F6clJqbkJnbGJOVDMyZkpxeXRNdC9NUkFG?= =?utf-8?B?elFyWVRvLzkwdHJONGU5VkttZXhJVURKeFdmN2NEc1g0YzF5Z1JvYTgrbHNv?= =?utf-8?B?V2lKemdHVjNoaS8xbVZVWGY4TGFZZjY2L0pSRDJpdlh2bmF3bmx0ZjlkTDZK?= =?utf-8?B?dHBha3gvTDcrKy9oMnJ4bCtreWhLTC9vaEJCNGM5Qzk5VFpsVmtvYjVmdWZa?= =?utf-8?B?T0cwYmFuV2FDVHg2TmxVVEVWRkUxWHVqM0Jpem52TEkxczJpb3Nvc2RtbXFE?= =?utf-8?B?NmlWbkpyWUFUc3krUlVPdm9iYk83aFdKUDJ1TU10NW41NGQwTzBRYXZyV0RG?= =?utf-8?B?ajU1WFlXc3lQNnBDU1RMTzRwcitaQVZKUDYvbmJrSGl4MG5pdWxHWmdQdk90?= =?utf-8?B?WFRRUkNiMFdFaU9wUHc0WHI0MXh4QVFLUnZYaUdTclFuMEFIMG43bi9Gam5q?= =?utf-8?B?ZzFjOTF2OEJpUDdSenZMeE42Y0drR0FHVnU2alBZdHpRLzZmM1F2T2JxL1J6?= =?utf-8?B?clZLYWFjOWx4WVdvZ3NLMXI4UnNKQnAzZmczOUhQbkhNZHVSZkRMN0tJcVUy?= =?utf-8?B?MDdJNUJRTUlwUXowMFM4MUpmaUVIdEU3ZitxdG9ZNFU1aWFGa0VqZ2RlWGV4?= =?utf-8?B?cVpPakpPUWVEVVc2RUowTFRQbmpzWGtBbkJ6b2h3NlN2UWhPQmFreXhKU3FZ?= =?utf-8?B?RlI3KzVqZmpXMC9seWZObUNxK0hsYXhzenJvdG5BSDUvMHgzK2FMa3FXcjgw?= =?utf-8?B?SDd3VThoN280NW5UNFYyZC9XaU9GZmVPcTQ3dTNlZWxtWFY0a2FZd0RDcjdp?= =?utf-8?B?eUhReUZSRkdwa3E0OXprNmt6MWc4c3pSc0p5UUJ5M0R3bWhiLzVGNnpnZW94?= =?utf-8?Q?2ids=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(82310400026)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Nov 2025 17:26:11.9080 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4edb6211-b68b-4e1a-cc6e-08de23a2e828 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00025F9A.EURPRD83.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR10MB8144 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE0MDE0MCBTYWx0ZWRfX166KJNpTsBZu QY0kMU/LIbWHDwFu/9LZYK5L4qbrWL1mwqtBmzBYCY6S/lR/oSlbCTmeS8d2MgDRo2+BzhY90k6 ch0PJt3IG/27K3BLr5m4zhb5wz9fDtJ4IowXM2ft783J8UqiE1/9SonFf56Mo4LWcTM7IORZgWW Rj5GzQhdEk9So1LNGsPawc1NDe35ugMCzxifl9Kf1LEXeN1ekvCCd08kMLGvipp3/US7JjHXvXr EjaghsVuRJ9vCjtwyf0tnk/e2fvm3wUZN72cJBUV7haD6cXci3L/aT4iHYs6WnMpM8tzwEUSJLi XyoSxnt4dYRSmXMl4CPmNVTxxXpfELKagZSp+BSXq4+12Fq6R9bFeJV1yf7a2R5SqL40Ds6C38z /4d7Ir9Vmea12ac6t6iZUXyAUtERFA== X-Authority-Analysis: v=2.4 cv=Xsf3+FF9 c=1 sm=1 tr=0 ts=69176637 cx=c_pps a=0zmUzcJTFRqYFPDzer3aug==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=XWp4PHTOCikA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=HILBdA-kGuq4vTFu6uoA:9 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: rxW8NiH8mYatI7WiKTIJgLlpGyRMXQ4Q X-Proofpoint-GUID: rxW8NiH8mYatI7WiKTIJgLlpGyRMXQ4Q X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-14_05,2025-11-13_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 bulkscore=0 phishscore=0 impostorscore=0 adultscore=0 clxscore=1015 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511140140 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32h743.dtsi | 19 +++++++++++++++++++ 1 file changed, 19 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32h743.dtsi b/arch/arm/boot/dts/st/stm= 32h743.dtsi index 2f19cfbc57ad..790e4558c905 100644 --- a/arch/arm/boot/dts/st/stm32h743.dtsi +++ b/arch/arm/boot/dts/st/stm32h743.dtsi @@ -50,22 +50,26 @@ / { #size-cells =3D <1>; =20 clocks { + bootph-all; clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_i2s: i2s_ckin { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <0>; + bootph-all; }; }; =20 @@ -75,6 +79,7 @@ timer5: timer@40000c00 { reg =3D <0x40000c00 0x400>; interrupts =3D <50>; clocks =3D <&rcc TIM5_CK>; + bootph-all; }; =20 lptimer1: timer@40002400 { @@ -547,11 +552,13 @@ rcc: reset-clock-controller@58024400 { #reset-cells =3D <1>; clocks =3D <&clk_hse>, <&clk_lse>, <&clk_i2s>; st,syscfg =3D <&pwrcfg>; + bootph-all; }; =20 pwrcfg: power-config@58024800 { compatible =3D "st,stm32-power-config", "syscon"; reg =3D <0x58024800 0x400>; + bootph-all; }; =20 adc_3: adc@58026000 { @@ -596,6 +603,7 @@ pinctrl: pinctrl@58020000 { ranges =3D <0 0x58020000 0x3000>; interrupt-parent =3D <&exti>; st,syscfg =3D <&syscfg 0x8>; + bootph-all; =20 gpioa: gpio@58020000 { gpio-controller; @@ -607,6 +615,7 @@ gpioa: gpio@58020000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 0 16>; + bootph-all; }; =20 gpiob: gpio@58020400 { @@ -619,6 +628,7 @@ gpiob: gpio@58020400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 16 16>; + bootph-all; }; =20 gpioc: gpio@58020800 { @@ -631,6 +641,7 @@ gpioc: gpio@58020800 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 32 16>; + bootph-all; }; =20 gpiod: gpio@58020c00 { @@ -643,6 +654,7 @@ gpiod: gpio@58020c00 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 48 16>; + bootph-all; }; =20 gpioe: gpio@58021000 { @@ -655,6 +667,7 @@ gpioe: gpio@58021000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 64 16>; + bootph-all; }; =20 gpiof: gpio@58021400 { @@ -667,6 +680,7 @@ gpiof: gpio@58021400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 80 16>; + bootph-all; }; =20 gpiog: gpio@58021800 { @@ -679,6 +693,7 @@ gpiog: gpio@58021800 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 96 16>; + bootph-all; }; =20 gpioh: gpio@58021c00 { @@ -691,6 +706,7 @@ gpioh: gpio@58021c00 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 112 16>; + bootph-all; }; =20 gpioi: gpio@58022000 { @@ -703,6 +719,7 @@ gpioi: gpio@58022000 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 128 16>; + bootph-all; }; =20 gpioj: gpio@58022400 { @@ -715,6 +732,7 @@ gpioj: gpio@58022400 { #interrupt-cells =3D <2>; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 144 16>; + bootph-all; }; =20 gpiok: gpio@58022800 { @@ -727,6 +745,7 @@ gpiok: gpio@58022800 { #interrupt-cells =3D <2>; ngpios =3D <8>; gpio-ranges =3D <&pinctrl 0 160 8>; + bootph-all; }; }; }; --=20 2.43.0 From nobody Mon Feb 9 05:43:30 2026 Received: from mx08-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3E460338597; Fri, 14 Nov 2025 17:26:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141197; cv=fail; b=YXhKgcbXvPvdGDiX/483V/yq1+CGuxqvfWkGC6J0FPhJkOBPaFUK9nLsGGoKNVW1NpjNyd1P09ZcwbmdGxo+TEl30twVqKiN622hWoJPy/ZuMHrcm/0nhyOoorVdGvoPrBiyGQZmdeSt3HFGGSZ6nybBWoTmdZu213mBH/KW04Y= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141197; c=relaxed/simple; bh=PuGRKiFB1nx/wIf7tMhBv4p1/OgrVgO3e0MquOCbCNY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=W2haKzQoyWtYUbDDP5Rlzf1rLZnBfNZjeyAt96j0ME77QGjZ+EMwUtSe9HXYuoX71otRXi9VvKMOayyF59kIsChaErn4jXJznfELrcOaTwoPjwoN2ROFqSfdLkO2LgSQRWG/mLtbrSpN4n2hwIJ160ZTeQETG/UboZn+XE1DrvE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=cJyvbvYv; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="cJyvbvYv" Received: from pps.filterd (m0369457.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AEHNjWT2820002; Fri, 14 Nov 2025 18:26:15 +0100 Received: from du2pr03cu002.outbound.protection.outlook.com (mail-northeuropeazon11011003.outbound.protection.outlook.com [52.101.65.3]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4adr7j3xhk-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 14 Nov 2025 18:26:15 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=WNIsVx2UM8e2TA9cPJDehaFdApjr1qFm5xAyRTUY++yiHyeW1ti3Uw0wG4QfS8DgICe0t3SOMEPURWzI7OitkJlZ9b80wjsjS8+BixxD35Ttdn7rlvQjdWb8Fi1dgkM16laSBzNo8KL5k1T8kkCfas2xrY815LnnD9vj47ZOXaC2AmAjbCSnBemNwuexw5UTzCqRnKGLnubgtC/nX0AvxK2mTrOYAE++q27xmAiKFZvFU1xHCHwcvNFmu953HGDYcpDvr86MrpYVJ7/tXtHve/ITLx2pxbq1G8CI265zcOGbqzzoidjbkHpJn5Um7rBGrHMw0A1ZITHmPfbfMMqc+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6w3rrJHDXH3gZJo7K9Cu48MXav0WVtIvRr/eQOeJnZ8=; b=sOzcu88+QQ18D8NoTeup60WuCiO9G2+LDtY0QC5tDu+suW1ju4Rdy+yPP2g7jFVIfcPfqyT/OY/hRSgl/hRGq0enAtY5rDhPk+MN2jcjtyWZsV5tVTDCTqamGhQXIfqLN3XSiF6FEo/wNkNg5BBhOtB9KQYCzymZmr05Qh18xu+4/ZRMuBqQ8KQKihAlJQLsNApvoZvKbINT/J4DXh2MIEgCQ1hCgVa25odYgVGhV+QKLz3DbC7BbMG5q9Vr/t3du5ouroO5dtLt0oj8NA98L5HMdfp1vdmd0c2o+44UNU3ndb5SGF6oCgk8qqgHegvPQVCtObax2W1OQeI65aru7Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6w3rrJHDXH3gZJo7K9Cu48MXav0WVtIvRr/eQOeJnZ8=; b=cJyvbvYvy8U44NZ3zowuMqaP1an+HQXSa8r/0rT0w9DmjZadk7+3FW946t6I3pgJaTptUjfjcg6Vpngz4VSQj47n9PZiXfzkKJHgCzKzYailzlYdTpKAQnF7NPPNjKZ7eh1R+RQSdI3SaAuc6WdGqbsJfjsLGVk7n01yfQOd8sO083zyMeWg22ONFo6lr0m4LGfozyE9WPmhTJaa3ndx1EARNcslngFbNgebsTJGXyBKg8Jt64XMRBxyxgjoIbBhC3Shye7wl+7DCID3OZAPNA0FqyKv5qhcRvRQcgIgMsg3k6ddA6SDqZ8CxH4NfWUKbILfn9gkOm/IG6Srlyxhog== Received: from DU6P191CA0025.EURP191.PROD.OUTLOOK.COM (2603:10a6:10:53f::25) by DB9PR10MB5812.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:10:393::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.16; Fri, 14 Nov 2025 17:26:12 +0000 Received: from DU2PEPF00028CFD.eurprd03.prod.outlook.com (2603:10a6:10:53f:cafe::ef) by DU6P191CA0025.outlook.office365.com (2603:10a6:10:53f::25) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.17 via Frontend Transport; Fri, 14 Nov 2025 17:26:10 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DU2PEPF00028CFD.mail.protection.outlook.com (10.167.242.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.13 via Frontend Transport; Fri, 14 Nov 2025 17:26:12 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:22 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:11 +0100 From: Patrice Chotard Date: Fri, 14 Nov 2025 18:26:04 +0100 Subject: [PATCH v2 4/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics mp13 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251114-upstream_uboot_properties-v2-4-3784ff668ae0@foss.st.com> References: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> In-Reply-To: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: STKCAS1NODE1.st.com (10.75.128.134) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF00028CFD:EE_|DB9PR10MB5812:EE_ X-MS-Office365-Filtering-Correlation-Id: 3f108c6c-99c8-4f19-4184-08de23a2e878 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|82310400026|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?TXBybTF0NmdYU2Q5TE5qQVVtTy9la1dDNmtwQWlveE1nb2Zrdjl5NWlxNjRE?= =?utf-8?B?OEdjZFcxaldsR1BTSTBTblgyYVhTNWg4cFprakNlV05UdDdBZ2wwWHlRbnls?= =?utf-8?B?MGxYNHhNS1FORDQ1WXh0ZjQxaFBDb3BOQVhYTUNmT3gxQTc4a3J0SldzMTk5?= =?utf-8?B?bUJVc3NqSFdWMEJDT2EreXZLNVJENXdlWWw0VllKNE40RldzYzRuZHJpV1Z6?= =?utf-8?B?elo4WjNGeXdBcTM5Rm1ZM29FU1NrUTR2S1hKdzArbFNnYWtYKzlQKy9tNG9Q?= =?utf-8?B?blJxM2FiYnpYbzkyU0tZOEdKemJIVjQ2cVVxQ2xwSXE4N3JuY1hZWVBKdUcw?= =?utf-8?B?c0ZaZFZjaFk0YURXOElaWGd2SEMrUDIrUndiSTZSRVpuRTFXcWd2VGUvaWFr?= =?utf-8?B?c0ZLcytNdHNUVEJiUWdBNEl5RnBYbEdrMTg1Z1ZhdWQ2dHFCcmlOTFZwYXEr?= =?utf-8?B?cktYTTg4Y3ZsNGVlTXN4aVFneGk3d1VmK294S0NtZTFRVHNnTkZrUnJCZzBo?= =?utf-8?B?RDZVVzBOME12dzJTMlN3cVBKeW1jNGlwZkVzV295dVIvZGRHS3RDWUhHaHFs?= =?utf-8?B?VjJCcGhqN2RGSTIxNHF1NlVLdzY3VzREZjRwUE1kTDBtZHc2elB6WUUzK0lm?= =?utf-8?B?bUIxL0JNRHhIOE9IOGczSXEvSkV2L3laRHlpWG9EUDY2SE04ejVXcy8rTWdh?= =?utf-8?B?bXJEQVh0eXRKTk5UbUVzQTR4VjZRQjNEeWxHcko4blpmdzJ3YjdPeWprOXpJ?= =?utf-8?B?alhTd0ZjbVdrODJzVUYraW0wRGgxMWphYjUvTnpORnN2SVFXQmJ5RGZQVDEz?= =?utf-8?B?YXJKNVZmY2FRNTN0VUM0a3FUdTdsV3RYcUkzMXJ4RW5IQVV2ZFNZSlZnSnVq?= =?utf-8?B?aGxsVXNTS2UzS0RNK1lySjl5SnNDOXBsSGFJMnJMSXFpUlZXaWRyT2pKeHdO?= =?utf-8?B?L2pqdXh1U1pJWHI2dWdTenpNaHdpZmtNRnczSDNkWFpieTlIQXBxNDFMQ3Zn?= =?utf-8?B?c0E3OUpBSjM3Y0g3TDVRYTV3cm03WHBPK1BURStwN3dZTmljUVQ2TlpuYWNi?= =?utf-8?B?SVM3MUpYTmtyeXhLWjNFQ29GSHYwdHV4S2UwQk91OWR2SWVmdTNZUFVpc2lu?= =?utf-8?B?VjdOc2RyS2tnczlxd2Z2WEdiOEZhOHRFVkRnc2c4SGNMQVFrY1g5ZHJqWnhI?= =?utf-8?B?STVOT2dyU3dnYUF3WlM5bDUwK3lMSk9aZ0tMOGdvcERNYkQ2RzNBMWYrNGpx?= =?utf-8?B?TVJzdTNmL21EeXJ4NlhybmFNMmtsNXdFL2ttQ05GMFh0TysyY0x3NGFjVEZE?= =?utf-8?B?b2JYVTRJend1MWJmY05qNi9NaVNybkhEMXVvVlBDbDBDS3NQaWFXdEZSS204?= =?utf-8?B?NE82ZW5yUGUyZUd2UXArZlZkVzFmUlkyeXJvYlVXdzJrRWgyWmkrZURJSjA5?= =?utf-8?B?bFQ3V3BJVVVqOHpvcGxSeUJIbmd2VWdhYTV3dEVMaGJmV0h6SGx2TnpXakRn?= =?utf-8?B?Um5ZQmQza0phcWFOQ2ptRE13Z3RUdWN0T0pURmpjcWJXSWtBdGNNR202c3A2?= =?utf-8?B?M0xmQ0hxa01iTU9FV1dKT0VrUEsvQWZ5RE40Sm5zNnhrYUdYd2pjU2UxdjVK?= =?utf-8?B?WmVGWTkzUkYwYllnQ29GSDhpcEZYcWd4dGtNQmFtN2x2OFlSTmt2eDh5a1dj?= =?utf-8?B?NzhrenVhTEl5MWhGbmJDaHVTNndwbU1nUFVWNGkvZXVERjB2ZS9nQmVkZ0JG?= =?utf-8?B?bzRDczhITCtYbFB4WTNmeUh0UXhHVjAraWxncFVzSXMwdUpLTVc0SVl6NGFO?= =?utf-8?B?ajBlbWZOV2kzTStxWlROa1FHTjBUbGlOQmFxalpPdE85c1JnTHRiQlcvVmFi?= =?utf-8?B?ZFFFOWxKYWxRVzRMVlcxRGU2N2R0L2VncWpENXRzKzNOWlYrbXZLdGs2c2pB?= =?utf-8?B?VllLZGd1Sy96dXlhR1UvU2F5VlhhU1VXNTcxR1hXMXpQYzk2bmpub2Y1eU9t?= =?utf-8?B?WUY0MFBkeHUxckNKcWYvcXV4RWpBOTZRVGlsWTZWdlA4blo3Q0c3QnhFWGlO?= =?utf-8?B?VExUZ1JrRzBac2RsZ0FVSW9TNmVWcGkyNnJKYlEybkRkVWpsdTU5RTRka24r?= =?utf-8?Q?DeXY=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(376014)(82310400026)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Nov 2025 17:26:12.3910 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3f108c6c-99c8-4f19-4184-08de23a2e878 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028CFD.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR10MB5812 X-Proofpoint-ORIG-GUID: 5MymalhWBt1SlR7GNxVmHf2IZZQB9y_8 X-Authority-Analysis: v=2.4 cv=DPqCIiNb c=1 sm=1 tr=0 ts=69176637 cx=c_pps a=TxawlT2aps0DIllr65uazQ==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=XWp4PHTOCikA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=Ml00H7WYq3aDj7q0dhMA:9 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE0MDE0MCBTYWx0ZWRfX4GXPSwMMzmWk T6QjPfwndw9ouM8DHIz3tMx/5jVscz2wUYce7VLHFXtvibT8U93gHYFTotBfGXBc76nrM31HS1e d3RWMwPG/eySe2B6mCzh+3bRcXzMD1BbIahLfX6Zf4lGCDXXEmralmYf/ZkaxDUT8Xyfkf25IJt AiMSQjLujGNyq21F1wqvTneXmswL0aicvobPtRbwmuPTfadWhg8qppaJFe/UsJKfPVChujFdBE5 Xzyctx4STauRLXLkZ/gBI3ooWpNxDBvLpOm9WNjOhPzPKVBatKpJ4Bo7VHpfdSr/85QLFg0SfYM aONOJXZfoUYT6jBnhAgWKFpn8+4VsdcUkYwBqPNQNcckkTNXYhPro8XoTi2r0BLSP7ev7AyiB5O HJMjU9yNLvqbJxnOnt16VVLEdPzkCA== X-Proofpoint-GUID: 5MymalhWBt1SlR7GNxVmHf2IZZQB9y_8 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-14_05,2025-11-13_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 impostorscore=0 suspectscore=0 lowpriorityscore=0 clxscore=1015 malwarescore=0 phishscore=0 priorityscore=1501 spamscore=0 bulkscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511140140 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32mp131.dtsi | 21 +++++++++++++++++++++ arch/arm/boot/dts/st/stm32mp135f-dk.dts | 11 +++++++++++ 2 files changed, 32 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32mp131.dtsi b/arch/arm/boot/dts/st/st= m32mp131.dtsi index fd730aa37c22..26c3b5529582 100644 --- a/arch/arm/boot/dts/st/stm32mp131.dtsi +++ b/arch/arm/boot/dts/st/stm32mp131.dtsi @@ -35,6 +35,7 @@ optee { compatible =3D "linaro,optee-tz"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi: scmi { @@ -42,15 +43,18 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -88,6 +92,7 @@ intc: interrupt-controller@a0021000 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-some-ram; }; =20 timer { @@ -131,6 +136,7 @@ soc { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges; + bootph-all; =20 timers2: timer@40000000 { #address-cells =3D <1>; @@ -791,6 +797,7 @@ rcc: rcc@50000000 { <&scmi_clk CK_SCMI_CSI>, <&scmi_clk CK_SCMI_LSE>, <&scmi_clk CK_SCMI_LSI>; + bootph-all; }; =20 pwr_regulators: pwr@50001000 { @@ -900,6 +907,7 @@ syscfg: syscon@50020000 { compatible =3D "st,stm32mp157-syscfg", "syscon"; reg =3D <0x50020000 0x400>; clocks =3D <&rcc SYSCFG>; + bootph-all; }; =20 lptimer4: timer@50023000 { @@ -1003,6 +1011,7 @@ iwdg2: watchdog@5a002000 { clocks =3D <&rcc IWDG2>, <&scmi_clk CK_SCMI_LSI>; clock-names =3D "pclk", "lsi"; status =3D "disabled"; + bootph-all; }; =20 rtc: rtc@5c004000 { @@ -1020,6 +1029,7 @@ bsec: efuse@5c005000 { reg =3D <0x5c005000 0x400>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp: part_number_otp@4 { reg =3D <0x4 0x2>; @@ -1646,6 +1656,7 @@ usbphyc: usbphyc@5a006000 { vdda1v8-supply =3D <&scmi_reg18>; access-controllers =3D <&etzpc 5>; status =3D "disabled"; + bootph-all; =20 usbphyc_port0: usb-phy@0 { #phy-cells =3D <0>; @@ -1670,6 +1681,7 @@ pinctrl: pinctrl@50002000 { ranges =3D <0 0x50002000 0x8400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioa: gpio@50002000 { gpio-controller; @@ -1681,6 +1693,7 @@ gpioa: gpio@50002000 { st,bank-name =3D "GPIOA"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 0 16>; + bootph-all; }; =20 gpiob: gpio@50003000 { @@ -1693,6 +1706,7 @@ gpiob: gpio@50003000 { st,bank-name =3D "GPIOB"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 16 16>; + bootph-all; }; =20 gpioc: gpio@50004000 { @@ -1705,6 +1719,7 @@ gpioc: gpio@50004000 { st,bank-name =3D "GPIOC"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 32 16>; + bootph-all; }; =20 gpiod: gpio@50005000 { @@ -1717,6 +1732,7 @@ gpiod: gpio@50005000 { st,bank-name =3D "GPIOD"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 48 16>; + bootph-all; }; =20 gpioe: gpio@50006000 { @@ -1729,6 +1745,7 @@ gpioe: gpio@50006000 { st,bank-name =3D "GPIOE"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 64 16>; + bootph-all; }; =20 gpiof: gpio@50007000 { @@ -1741,6 +1758,7 @@ gpiof: gpio@50007000 { st,bank-name =3D "GPIOF"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 80 16>; + bootph-all; }; =20 gpiog: gpio@50008000 { @@ -1753,6 +1771,7 @@ gpiog: gpio@50008000 { st,bank-name =3D "GPIOG"; ngpios =3D <16>; gpio-ranges =3D <&pinctrl 0 96 16>; + bootph-all; }; =20 gpioh: gpio@50009000 { @@ -1765,6 +1784,7 @@ gpioh: gpio@50009000 { st,bank-name =3D "GPIOH"; ngpios =3D <15>; gpio-ranges =3D <&pinctrl 0 112 15>; + bootph-all; }; =20 gpioi: gpio@5000a000 { @@ -1777,6 +1797,7 @@ gpioi: gpio@5000a000 { st,bank-name =3D "GPIOI"; ngpios =3D <8>; gpio-ranges =3D <&pinctrl 0 128 8>; + bootph-all; }; }; }; diff --git a/arch/arm/boot/dts/st/stm32mp135f-dk.dts b/arch/arm/boot/dts/st= /stm32mp135f-dk.dts index 9764a6bfa5b4..a05d458c9b37 100644 --- a/arch/arm/boot/dts/st/stm32mp135f-dk.dts +++ b/arch/arm/boot/dts/st/stm32mp135f-dk.dts @@ -517,9 +517,20 @@ &uart4 { pinctrl-2 =3D <&uart4_idle_pins_a>; /delete-property/dmas; /delete-property/dma-names; + bootph-all; status =3D "okay"; }; =20 +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &uart8 { pinctrl-names =3D "default", "sleep", "idle"; pinctrl-0 =3D <&uart8_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 05:43:30 2026 Received: from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4296D33970C; Fri, 14 Nov 2025 17:26:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=91.207.212.93 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141197; cv=fail; b=iLcrI5LSrxcB6iXiPPMTxLG49pMtrvSA5KlC1VPBKJ4nt/9zW9yzRwYu5oxPDrwMkObZhuakKd1wVyK37wAmiBF6a/agvS/mxWssTL1busuYgAEA9/7RKXiNKHtO+vGjuC4I6OVkShUDM964XDeu9UsMCf76L/84Py61EgGucBA= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141197; c=relaxed/simple; bh=6/OdRH6MM5htOu3BCMrNWIw4op00z/Grz47NUrcPU7I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=EmYLmnVc76CwgOjIHejRrU7TUTs9LspNpmT19u6T+sgy7zUOVdj4j6x0MZK2XSoC378USKK8Fz+Y4jj09eQOyiO/9JzwHKTnGUVNZlvCh+rMsq8YBdOtZbItOXMS0888CYxyS1tfrOyqYm6f4i88lIawvmEMNvEq8SYSUcWZMUk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=lwcU4qj+; arc=fail smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="lwcU4qj+" Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AEHGhWA3103533; Fri, 14 Nov 2025 18:26:19 +0100 Received: from gvxpr05cu001.outbound.protection.outlook.com (mail-swedencentralazon11013021.outbound.protection.outlook.com [52.101.83.21]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4adr7kkx9j-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 14 Nov 2025 18:26:19 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=G8pmHnFcHCW+ghcWz2b2QP9DSjXT3UD11FQhXgxfS1ydDTLkQK93YvHm5NOIdOGVXDDgZ1aSnuaU8a6fb9UIE2i0lRCx+UAld/tTZvw/FhAw5DEeZF9f4ARHP46iayHB7y9bg354sz+m7+YuLfoecLJ/McIw4hcuem+qoM8k2VZkpWsLZmcC+2tVUmj+FvH4Kb9Q4NTAIiqG/DOD8c3+Cg1bP/C+oBWg9JB4GiErkMPZbvCW2NklnfxdEzHFUW9NNbB8vcpOiufZRQkGM4nSI/ujgCNxda0gZXILNuvnMvZdI1U2/aCh4esNH06toNefbff6dT2hlzpEJ4lXvtXGFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=uiuyxLeQgyxw7XgC4GwO3U+M9n2koPdGeNQJdrIezF4=; b=QGsxhowIXb8ZHsHvLP9PvtvzMFcCN6IDEv5GqeuFaWKM9hcWKCRzXdSExgu9rNpJ14TfoY86aFQ18e/o6mzFp2CcQ4QBu45A3kc6LpYuQVZOvgN5JBFZlfIkBDKRmB2PWf2Mu7gR8DG6WfOfHjv1rZBOUNQ7CT6vaHudggX/Ppzh7vzwCkuVRrPkNdL2BrUVyR1MiXTGZJqhfutHVV8YpDZzJd7mtlWytmajj1CSwgE9NHkM6sqy/MvfRyeCx11JPQWjQNigAtq54du4UHhd0e+U6QRSZoYog+7MG6B3Hi7X4VnH/KdEWbKwAAd/I86rSB7C1JMbUjGi85F1ZxZLPQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.60) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=uiuyxLeQgyxw7XgC4GwO3U+M9n2koPdGeNQJdrIezF4=; b=lwcU4qj+dXXmJg1oHEPT0DdEwweN1VGd9SOLTpMWiAvZOCmhnSzAxQg3XbVyJaPrTxzGPolZ8I2HXROP6BAh7NptpWG78seqwD2tKv7eRb3nEj8rEqJv2Iqenmk/LgmTTPpFMgHZGdYTOno+yJjB9G8e1b08tuOahNmOo6EAmvYC2Ji9clxg8cMF+uVGH0i76xQtW6i7C+ybD5KUyS4vzIKa6n7s3z69JFlaWCQwNZwjVaPUz8bTo+pTCcaWezOyASgiyofj4T2J4lEn1EhXLXTP3I7ZgnvZuPLxq9Kl1qVYcgTTg9HTO/W+0y0vYV4EUGdR6qNhtWKGURS4YNB6Rw== Received: from PAZP264CA0142.FRAP264.PROD.OUTLOOK.COM (2603:10a6:102:1f8::8) by VI1PR10MB3517.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:800:136::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9253.13; Fri, 14 Nov 2025 17:26:13 +0000 Received: from AM4PEPF00025F9C.EURPRD83.prod.outlook.com (2603:10a6:102:1f8:cafe::d7) by PAZP264CA0142.outlook.office365.com (2603:10a6:102:1f8::8) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.17 via Frontend Transport; Fri, 14 Nov 2025 17:26:13 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.60) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.60 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.60; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.60) by AM4PEPF00025F9C.mail.protection.outlook.com (10.167.16.11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9343.0 via Frontend Transport; Fri, 14 Nov 2025 17:26:13 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpO365.st.com (10.250.44.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:25 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:12 +0100 From: Patrice Chotard Date: Fri, 14 Nov 2025 18:26:05 +0100 Subject: [PATCH v2 5/6] ARM: dts: stm32: Add boot phase tags for STMicroelectronics mp15 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251114-upstream_uboot_properties-v2-5-3784ff668ae0@foss.st.com> References: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> In-Reply-To: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: STKCAS1NODE1.st.com (10.75.128.134) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM4PEPF00025F9C:EE_|VI1PR10MB3517:EE_ X-MS-Office365-Filtering-Correlation-Id: c50f585c-28bd-4534-fdfe-08de23a2e8db X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|82310400026|376014; X-Microsoft-Antispam-Message-Info: =?utf-8?B?aDhuUmNkemIzL08zbUZralZNbytpMlNMWlYrUjh2dGF0a0JBMkxCNGd6L1d2?= =?utf-8?B?Unc1L0ZZd3oxL0hWNDVIcXBmdUxXRkZqSUI1aWlqdWhXSktNWFpBckxGdTZD?= =?utf-8?B?TWVyNjdnazEydXFpNTRWNTBJUlp0cGJWc3hoOG84ZzYwc2tiaW9Cb245em1j?= =?utf-8?B?R3VMSlJHeFFjUE9FK3owa1ltMzgxdU1uUEtJajFEUWdqajNkZFhMdnVjTkp6?= =?utf-8?B?cHlNV2NIbXBLWndxc1ptWUNUZ3VjS1o4d0pZSnpSTnBZdFdQbVlyQXRhYXFR?= =?utf-8?B?T1I1b2lhUnFabzM1dmphM2dTY0pTUFkyWHBiYWQxQXhJUklTSnAxMk9zKzF4?= =?utf-8?B?R3JqOVNIaWlCSzVKbXdQa2ZTR2xTVTQ4SDF2bGY3dkdoN3laQlVEcjZiUTg3?= =?utf-8?B?ZGREMTFsSEE5UnBCRk9ocWtncE5KR2puVUF6UVZXWTVHVDduYlMwNzVYeWJC?= =?utf-8?B?N2ZuVlRxL3RjdGxUV3F1ZEkxZEJrUURYNW9Xd3FQMzVsYUVDNFN5SzlvRXo0?= =?utf-8?B?MUZYY2dYbGFDbTEyWTVsRU5SZXh6Y09zS3pMekJEVzVqRW14Zjh6M2w5aEs4?= =?utf-8?B?dGFITENtQTZDeXJiTFJsbU1Zc2FwdDRMcVhKY09vTEtTUnk5aGZKV0ZSOW1B?= =?utf-8?B?SWNVZjVxbnI0V1VBZHFFRDZCclBFbVFGY2k3cUtGTGFrMFluYm1jSWxCUEFz?= =?utf-8?B?MS9QamdwcDl1NzlmbnFRTG1HeFNjV1A2aXRUOWxJN0FPaEUySk4rTGpVaTdt?= =?utf-8?B?YnJ4TlR0eW1PeWlvYU42Z1IvdlZhcDh4NlB6WlhmbFAwQ3RmNUVvNXJ0UzNU?= =?utf-8?B?d1Vmb1VrUDBsNWF2NUEzWGY4bDZ3MVRJenpsVHNMamJ3a2ZrcjJ5NzNidi82?= =?utf-8?B?dVU3MDI5dTdsY055YUwyYjc4U1l4UWJQNFBOMEhFZUR5THZmVzROaVc5ek8z?= =?utf-8?B?aE9SNVY3TjEwaWZVUXN4eGxhWnlOdiszcU85RFBLblBjRm9LMytQMHlSVGdZ?= =?utf-8?B?VGNUbVZHNS9BYVFCOEZnNFIxZzhmeVlCYzdJZEtwaGJwTGxoQmhuSjc1MW5Q?= =?utf-8?B?aUF3c2J5aHZZcmZOcENaYWg1cUQ5VERpZkVRQ0lPUGh1S1ZTVEhqV3EzZHdY?= =?utf-8?B?R0FPS2JYcTY5WkhqS2hqUCsxTVJYaG5VeWNJaXcwNXRsVXdZVEM4MXkvZDdP?= =?utf-8?B?MlF2YmluR3h2QnliNFdQQTJOeDhkemNQOWV5bk5NYnRGSlJZNWNKWGNJRWJW?= =?utf-8?B?ZzJVSENYSzJCbE9pSXNxNno2NVZMTDZpRWNvMTNiYlJOMXZpY1VveVF0Vnp1?= =?utf-8?B?V2dIN3JTTDVpM1JkRVFCODBxclp2SnVBeWdIVmREUzVBZlBScDJTKzh1TCtz?= =?utf-8?B?Rld2RnFRcHhuUndNMk5Lbmhib1ZUTjFZbjgvTXdrNFhTVXNFaDVhSm9hMU1n?= =?utf-8?B?MDFnRWNmaEdRWFNhdnlmVURSS0xXQTFKcWdGOTExY2t0cHpzOXVTRndQdDFm?= =?utf-8?B?dnhJOHZOTjN0S1hadjVEUk1pMWZrMnhoUFhSREYrOVh1cmVNNHE5K3Mya1Zt?= =?utf-8?B?TzFPUmZxKzN4MFIzMFZ5Q0tNSFlJa0paQkRicXlMd2lBTTF1QWNFa2RDNkp5?= =?utf-8?B?ZWtRMHBqeWpyYlhsdkFxelJOUkpLSEd1NE53eGJrekp1eUNkeWd0T3o3MHdn?= =?utf-8?B?eXdHOXdsZ0RuVXNoTkpSMDFxV0l1amRoN0MrUzdUY2gvUU1OcmVuWno3ektG?= =?utf-8?B?RUd4c2NmUTVwL0orYStQQ3NBTnRBa1hKTVBIbE1McllLNWc2bEsyNW16b09y?= =?utf-8?B?NG15TEQ1QzQ2QmJ0SzlsZ1prTVN5dGt1NTNXc0hwV2RBblZ5Z3p0UkJaOE4z?= =?utf-8?B?Y1BiOGlWNVMrT3drQkNGb2YzR3BSWDFTZFp0bmw0MCtXczI4a1RrU1hQNllj?= =?utf-8?B?U1dpMk9FbFVJcXV5Y254NW5acnFQRUlTL1hiMDhac3RGbmtHbGRmVDNZclln?= =?utf-8?B?NWFpWS8zbHgxMEVlYlNFWDVBcXdnNWZqL0FXWGhNS3lGbC8wSlJhYVVvRjhq?= =?utf-8?B?Y254K0pURXBTUlVxcENpOHlnQmtrMEw3bjFmWnh3Z2VqYU5GSHhld09OVStt?= =?utf-8?Q?NwbY=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.60;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(82310400026)(376014);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Nov 2025 17:26:13.0737 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c50f585c-28bd-4534-fdfe-08de23a2e8db X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.60];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00025F9C.EURPRD83.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR10MB3517 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE0MDE0MCBTYWx0ZWRfX7oVjNhqXlshK 3iPIbguXvIerL4qtdsEiIIExMOu6O1baFcVfxhxUpf2Fn66t6EYGvIwxxRo/iBfbWF8tcW+72s5 HCrlMuf2ldE1mPB4eFoDsDiVX7gXSpLcI3JN/5S9gu3APBV9sFGZJkohkT6g7E3yWvtjIh5qyQ+ cYloQp8Z+aLD/u9Na2K8ny0Qaq0yZpj/Ee/1QM4U1wzYC/p3rPF/zWhOWHYV1vyWDsgJQSpY2uu dDrpXMfJ8siIrcuIsIUWs0PGJqDwQ5MwrvtjnIAM+0hPsOawBERfguCOZ3X41ueYALes44zua24 g3lJuUEGYHWJaWW2vF7qcBVZOc7SM6tVkJ2QA/aPFHW8cwmZs4zjBSdDIIhkSkHW0qDV97/7E/1 fiNNi80t/gkUs1Y8A+AC2RzBPdSG4g== X-Authority-Analysis: v=2.4 cv=Xsf3+FF9 c=1 sm=1 tr=0 ts=6917663b cx=c_pps a=4V/xMreKffMR3zRy0ai/1w==:117 a=uCuRqK4WZKO1kjFMGfU4lQ==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=XWp4PHTOCikA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=44I5eye_6M4fdnXrIMoA:9 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: wkEhKuWSt8usG8iMLZkBn4MBD3RbpH3M X-Proofpoint-GUID: wkEhKuWSt8usG8iMLZkBn4MBD3RbpH3M X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-14_05,2025-11-13_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 spamscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 bulkscore=0 phishscore=0 impostorscore=0 adultscore=0 clxscore=1015 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511140140 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm/boot/dts/st/stm32mp15-scmi.dtsi | 26 ++++++++++++ arch/arm/boot/dts/st/stm32mp151.dtsi | 29 +++++++++++++ arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts | 14 +++++++ arch/arm/boot/dts/st/stm32mp157a-dk1.dts | 43 +++++++++++++++++++ arch/arm/boot/dts/st/stm32mp157c-dk2.dts | 43 +++++++++++++++++++ arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts | 14 +++++++ arch/arm/boot/dts/st/stm32mp157c-ed1.dts | 60 +++++++++++++++++++++++= ++++ arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts | 25 +++++++++++ arch/arm/boot/dts/st/stm32mp157c-ev1.dts | 36 ++++++++++++++++ 9 files changed, 290 insertions(+) diff --git a/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi b/arch/arm/boot/dts/s= t/stm32mp15-scmi.dtsi index 98552fe45d4e..c58d81f505be 100644 --- a/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi +++ b/arch/arm/boot/dts/st/stm32mp15-scmi.dtsi @@ -13,6 +13,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-some-ram; }; =20 scmi: scmi { @@ -20,6 +21,7 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-some-ram; =20 scmi_clk: protocol@14 { reg =3D <0x14>; @@ -64,6 +66,26 @@ scmi_usb33: regulator@2 { }; }; =20 +&iwdg2 { + bootph-all; +}; + +<dc { + bootph-some-ram; +}; + +&pinctrl { + bootph-all; +}; + +&pinctrl_z { + bootph-all; +}; + +&rcc { + bootph-all; +}; + ®11 { status =3D "disabled"; }; @@ -72,6 +94,10 @@ ®18 { status =3D "disabled"; }; =20 +&scmi { + bootph-some-ram; +}; + &usb33 { status =3D "disabled"; }; diff --git a/arch/arm/boot/dts/st/stm32mp151.dtsi b/arch/arm/boot/dts/st/st= m32mp151.dtsi index b1b568dfd126..7abee7ce0580 100644 --- a/arch/arm/boot/dts/st/stm32mp151.dtsi +++ b/arch/arm/boot/dts/st/stm32mp151.dtsi @@ -33,6 +33,7 @@ arm-pmu { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-some-ram; }; =20 intc: interrupt-controller@a0021000 { @@ -54,34 +55,41 @@ timer { }; =20 clocks { + bootph-all; + clk_hse: clk-hse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <24000000>; + bootph-all; }; =20 clk_hsi: clk-hsi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <64000000>; + bootph-all; }; =20 clk_lse: clk-lse { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32768>; + bootph-all; }; =20 clk_lsi: clk-lsi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <32000>; + bootph-all; }; =20 clk_csi: clk-csi { #clock-cells =3D <0>; compatible =3D "fixed-clock"; clock-frequency =3D <4000000>; + bootph-all; }; }; =20 @@ -122,6 +130,7 @@ soc { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges; + bootph-all; =20 ipcc: mailbox@4c001000 { compatible =3D "st,stm32mp1-ipcc"; @@ -142,11 +151,13 @@ rcc: rcc@50000000 { reg =3D <0x50000000 0x1000>; #clock-cells =3D <1>; #reset-cells =3D <1>; + bootph-all; }; =20 pwr_regulators: pwr@50001000 { compatible =3D "st,stm32mp1,pwr-reg"; reg =3D <0x50001000 0x10>; + bootph-all; =20 reg11: reg11 { regulator-name =3D "reg11"; @@ -354,6 +365,7 @@ ltdc: display-controller@5a001000 { clocks =3D <&rcc LTDC_PX>; clock-names =3D "lcd"; resets =3D <&rcc LTDC_R>; + bootph-some-ram; status =3D "disabled"; }; =20 @@ -364,6 +376,7 @@ iwdg2: watchdog@5a002000 { clock-names =3D "pclk", "lsi"; interrupts-extended =3D <&exti 46 IRQ_TYPE_LEVEL_HIGH>; wakeup-source; + bootph-all; status =3D "disabled"; }; =20 @@ -404,6 +417,8 @@ bsec: efuse@5c005000 { reg =3D <0x5c005000 0x400>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; + part_number_otp: part-number-otp@4 { reg =3D <0x4 0x1>; }; @@ -1876,6 +1891,7 @@ pinctrl: pinctrl@50002000 { ranges =3D <0 0x50002000 0xa400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioa: gpio@50002000 { gpio-controller; @@ -1885,6 +1901,7 @@ gpioa: gpio@50002000 { reg =3D <0x0 0x400>; clocks =3D <&rcc GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -1896,6 +1913,7 @@ gpiob: gpio@50003000 { reg =3D <0x1000 0x400>; clocks =3D <&rcc GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -1907,6 +1925,7 @@ gpioc: gpio@50004000 { reg =3D <0x2000 0x400>; clocks =3D <&rcc GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1918,6 +1937,7 @@ gpiod: gpio@50005000 { reg =3D <0x3000 0x400>; clocks =3D <&rcc GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -1929,6 +1949,7 @@ gpioe: gpio@50006000 { reg =3D <0x4000 0x400>; clocks =3D <&rcc GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -1940,6 +1961,7 @@ gpiof: gpio@50007000 { reg =3D <0x5000 0x400>; clocks =3D <&rcc GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -1951,6 +1973,7 @@ gpiog: gpio@50008000 { reg =3D <0x6000 0x400>; clocks =3D <&rcc GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -1962,6 +1985,7 @@ gpioh: gpio@50009000 { reg =3D <0x7000 0x400>; clocks =3D <&rcc GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -1973,6 +1997,7 @@ gpioi: gpio@5000a000 { reg =3D <0x8000 0x400>; clocks =3D <&rcc GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; =20 @@ -1984,6 +2009,7 @@ gpioj: gpio@5000b000 { reg =3D <0x9000 0x400>; clocks =3D <&rcc GPIOJ>; st,bank-name =3D "GPIOJ"; + bootph-all; status =3D "disabled"; }; =20 @@ -1995,6 +2021,7 @@ gpiok: gpio@5000c000 { reg =3D <0xa000 0x400>; clocks =3D <&rcc GPIOK>; st,bank-name =3D "GPIOK"; + bootph-all; status =3D "disabled"; }; }; @@ -2006,6 +2033,7 @@ pinctrl_z: pinctrl@54004000 { ranges =3D <0 0x54004000 0x400>; interrupt-parent =3D <&exti>; st,syscfg =3D <&exti 0x60 0xff>; + bootph-all; =20 gpioz: gpio@54004000 { gpio-controller; @@ -2016,6 +2044,7 @@ gpioz: gpio@54004000 { clocks =3D <&rcc GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; }; diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157a-dk1-scmi.dts index 847b360f02fc..f721c398e576 100644 --- a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts @@ -85,3 +85,17 @@ &rng1 { &rtc { clocks =3D <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>; }; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1.dts b/arch/arm/boot/dts/s= t/stm32mp157a-dk1.dts index 0da3667ab1e0..c4581e28504a 100644 --- a/arch/arm/boot/dts/st/stm32mp157a-dk1.dts +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1.dts @@ -23,3 +23,46 @@ chosen { stdout-path =3D "serial0:115200n8"; }; }; + +&i2c4 { + bootph-all; +}; + +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + +&pmic { + bootph-all; +}; + +&sdmmc1 { + bootph-pre-ram; +}; + +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts b/arch/arm/boot/dts/s= t/stm32mp157c-dk2.dts index 1ec3b8f2faa9..4fc670bb4cb0 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-dk2.dts @@ -79,6 +79,17 @@ touchscreen@38 { }; }; =20 +&i2c4 { + bootph-all; +}; + +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + <dc { status =3D "okay"; =20 @@ -93,6 +104,10 @@ ltdc_ep1_out: endpoint@1 { }; }; =20 +&pmic { + bootph-all; +}; + &rtc { pinctrl-names =3D "default"; pinctrl-0 =3D <&rtc_rsvd_pins_a>; @@ -103,6 +118,20 @@ rtc_lsco_pins_a: rtc-lsco-0 { }; }; =20 +&sdmmc1 { + bootph-pre-ram; +}; + +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + /* Wifi */ &sdmmc2 { pinctrl-names =3D "default", "opendrain", "sleep"; @@ -127,6 +156,20 @@ brcmf: wifi@1 { }; }; =20 +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + /* Bluetooth */ &usart2 { pinctrl-names =3D "default", "sleep", "idle"; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157c-ed1-scmi.dts index 6f27d794d270..00d4855f9a85 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts @@ -90,3 +90,17 @@ &rng1 { &rtc { clocks =3D <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>; }; + +&uart4 { + bootph-all; +}; + +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts b/arch/arm/boot/dts/s= t/stm32mp157c-ed1.dts index f6c478dbd041..f63a3d68d2b4 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1.dts @@ -168,7 +168,9 @@ &i2c4 { i2c-scl-rising-time-ns =3D <185>; i2c-scl-falling-time-ns =3D <20>; clock-frequency =3D <400000>; + bootph-all; status =3D "okay"; + /* spare dmas for other usage */ /delete-property/dmas; /delete-property/dma-names; @@ -179,6 +181,7 @@ pmic: stpmic@33 { interrupts-extended =3D <&gpioa 0 IRQ_TYPE_EDGE_FALLING>; interrupt-controller; #interrupt-cells =3D <2>; + bootph-all; status =3D "okay"; =20 regulators { @@ -314,6 +317,13 @@ watchdog { }; }; =20 +&i2c4_pins_a { + bootph-all; + pins { + bootph-all; + }; +}; + &ipcc { status =3D "okay"; }; @@ -365,9 +375,30 @@ &sdmmc1 { sd-uhs-sdr25; sd-uhs-sdr50; sd-uhs-ddr50; + bootph-pre-ram; status =3D "okay"; }; =20 +&sdmmc1_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&sdmmc1_dir_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + &sdmmc2 { pinctrl-names =3D "default", "opendrain", "sleep"; pinctrl-0 =3D <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>; @@ -381,9 +412,27 @@ &sdmmc2 { vmmc-supply =3D <&v3v3>; vqmmc-supply =3D <&vdd>; mmc-ddr-3_3v; + bootph-pre-ram; status =3D "okay"; }; =20 +&sdmmc2_b4_pins_a { + bootph-pre-ram; + pins1 { + bootph-pre-ram; + }; + pins2 { + bootph-pre-ram; + }; +}; + +&sdmmc2_d47_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &timers6 { status =3D "okay"; /* spare dmas for other usage */ @@ -399,11 +448,22 @@ &uart4 { pinctrl-0 =3D <&uart4_pins_a>; pinctrl-1 =3D <&uart4_sleep_pins_a>; pinctrl-2 =3D <&uart4_idle_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; =20 +&uart4_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usbotg_hs { vbus-supply =3D <&vbus_otg>; }; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts b/arch/arm/boot/= dts/st/stm32mp157c-ev1-scmi.dts index 6ae391bffee5..bcf80f76d6bc 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts @@ -77,6 +77,31 @@ &optee { interrupts =3D ; }; =20 +&qspi { + bootph-pre-ram; +}; + +&qspi_clk_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &rcc { compatible =3D "st,stm32mp1-rcc-secure", "syscon"; clock-names =3D "hse", "hsi", "csi", "lse", "lsi"; diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts b/arch/arm/boot/dts/s= t/stm32mp157c-ev1.dts index 8f99c30f1af1..879436cbb72d 100644 --- a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1.dts @@ -262,6 +262,7 @@ &qspi_bk2_sleep_pins_a reg =3D <0x58003000 0x1000>, <0x70000000 0x4000000>; #address-cells =3D <1>; #size-cells =3D <0>; + bootph-pre-ram; status =3D "okay"; =20 flash0: flash@0 { @@ -283,6 +284,41 @@ flash1: flash@1 { }; }; =20 +&qspi_clk_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_cs1_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_bk2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + +&qspi_cs2_pins_a { + bootph-pre-ram; + pins { + bootph-pre-ram; + }; +}; + &sdmmc3 { pinctrl-names =3D "default", "opendrain", "sleep"; pinctrl-0 =3D <&sdmmc3_b4_pins_a>; --=20 2.43.0 From nobody Mon Feb 9 05:43:30 2026 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67B7B33B960; Fri, 14 Nov 2025 17:26:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=185.132.182.106 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141200; cv=fail; b=Muq5YnhG33DmLNAexMiPgSK6uu5YMvljb0j45wDZ/r9PXOAS1EkhzR/LOf+saNXAukyTgxj8+gTzJo3UOEWt7AI6owllU8orxKeAQNmxmGQ3Ll3Yr5gWDY9d13CzbwbS2NUlURYOKvdwA86f79kN7damjLrCezAypX+N5Isoqt4= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763141200; c=relaxed/simple; bh=EwGSV9jjDj7hHvfuARVvg2ttPb+vZ3sWnIFi3f/2SKI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=k3137PtAhs6Zht5arzciC1d6hNrzy7IXbJXa++zRYt+MRaizqjqZGfg47F2TEDuZ/8uyMc+OpIJl86BVxHxOCY+vT8KRpBeAFlg0Ss5tkE5u5gvcd9wg78cFYV0+oY63Ao/SPB65kCmco+5NMbCShSMD+BZ8BB+b4VDtJgw2CVc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=dpnC1OKB; arc=fail smtp.client-ip=185.132.182.106 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="dpnC1OKB" Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5AEHLpjY2789581; Fri, 14 Nov 2025 18:26:19 +0100 Received: from as8pr04cu009.outbound.protection.outlook.com (mail-westeuropeazon11011032.outbound.protection.outlook.com [52.101.70.32]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 4adr7pc2pv-1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384 bits=256 verify=NOT); Fri, 14 Nov 2025 18:26:19 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Xdv/LRGWuK1UinGwR7YDLwl1epMpC/X881+BJ3XnoNbd+3ft2bzJzZ6gsmHaEC8ZQOmp2JafBRps0mnoKkdu8VCDso6kGiV8gwAYI9qJeR4DgAsij3F9Y50XUlC4yU0Bs3Uj9DEP63A0xs2RyLuTFtaV/QUlxwu5d3BgagktZhrRAJzup9/glvYGZnz0zSCkfLQ9sCxmz/D9m8ZogmuRl/BYf9KCXKGj3vYQPWrxnkPtyyF8DYr5Xfjze3uQDhRFb00UmgaarM0XvB7nGn52q79F+4RymXA4XTK2lU3llGkQFgFPyV10/oVF8QCwB1Ft2tPguTVhSznEVc35iIQkbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=l7vEuJq+SIJtMluKoppGMWqbrYTlvD8iGiEmc5vODzc=; b=Xqfn+nj6bs0PYU9VJIaqo2wQsvlbj35Mz/RKLBEnKh2FDOYfcKng3qEHQx5F9Q7NJ0jm7LA29IoZLsp8iPuQ33XTRMXsTZ0+n1QL/YP+02p9DyZhCz1TTnIb4EhxOwEmFKy89Ov4U1eIhcIZYd2MlsWZNmzkCr89ef+Uuu7LbwvxFcz3pD79eP3ZAEXTfaMoeQj4XiN9jmns3kpABIpX7H+2WYuaCI1KURCNUrep4hCqEayISCgHmZVdsXkZP+CxSX7RpjxehVPRYXPJf+gv74VU3ndZz2OnPtJ38ghRC0579lpI3eAHZMajWfByuR74creomzGPjDKWU5Hzvt8h8w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 164.130.1.59) smtp.rcpttodomain=kernel.org smtp.mailfrom=foss.st.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=l7vEuJq+SIJtMluKoppGMWqbrYTlvD8iGiEmc5vODzc=; b=dpnC1OKBhEtPd9zjBnQ+JWWfBBvwa15vqfuiRIVM7j4EENmTv9qJi+F5R6FMtJXJh99wLsXb1X42o0EhkZKAYFCxXaOGAI76/PK7M58BeTlpeBJZGi3uMKztPgUhvLVWUqMkQkqQgC29WkikWEdb6lU0J0vUnelXBOwUidIm8eleBOuiKUQC7MiKx+sHAZYEjoYY7xhtoUhWeV7N4fRyArP1Lk3LpvTu7NSjSi81pZ3kHIXg6YifpSHOS3/gnx/uW+ZgpdjibMoA7uq7EyfGwTpTldbLLYZkwsId9rVa0sRkJpt+byc19RkCE+KqgxeBEaFdVFQeEgWqEudKRDcnbg== Received: from DUZPR01CA0103.eurprd01.prod.exchangelabs.com (2603:10a6:10:4bb::15) by AM0PR10MB3634.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:20b:152::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9320.17; Fri, 14 Nov 2025 17:26:15 +0000 Received: from DU2PEPF00028CFE.eurprd03.prod.outlook.com (2603:10a6:10:4bb:cafe::2f) by DUZPR01CA0103.outlook.office365.com (2603:10a6:10:4bb::15) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.18 via Frontend Transport; Fri, 14 Nov 2025 17:26:11 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59) smtp.mailfrom=foss.st.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=foss.st.com; Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com; client-ip=164.130.1.59; helo=smtpO365.st.com; Received: from smtpO365.st.com (164.130.1.59) by DU2PEPF00028CFE.mail.protection.outlook.com (10.167.242.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.6 via Frontend Transport; Fri, 14 Nov 2025 17:26:14 +0000 Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:24 +0100 Received: from localhost (10.48.87.93) by STKDAG1NODE1.st.com (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Fri, 14 Nov 2025 18:26:13 +0100 From: Patrice Chotard Date: Fri, 14 Nov 2025 18:26:06 +0100 Subject: [PATCH v2 6/6] arm64: dts: st: Add boot phase tags for STMicroelectronics mp2 boards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251114-upstream_uboot_properties-v2-6-3784ff668ae0@foss.st.com> References: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> In-Reply-To: <20251114-upstream_uboot_properties-v2-0-3784ff668ae0@foss.st.com> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , Patrick Delaunay CC: , , , , Patrice Chotard X-Mailer: b4 0.14.3 X-ClientProxiedBy: STKCAS1NODE1.st.com (10.75.128.134) To STKDAG1NODE1.st.com (10.75.128.132) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU2PEPF00028CFE:EE_|AM0PR10MB3634:EE_ X-MS-Office365-Filtering-Correlation-Id: 0a3ed8da-378d-4e8e-d88c-08de23a2e9d6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|376014|1800799024|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?B?NTNrTWFTNjVQSjZ3YjNDVmNSRmxnRG1MSjBkTjNFZ3c1c3Nna3dZY2NsaXcz?= =?utf-8?B?UDRQQmxFRnNSY2huNHFoRStpaVpVa2NhNUpoRmQ5Y0dIZGNLM0lYamVnWG5x?= =?utf-8?B?T3dadEFRcWNCdHpuazh0ZTBkOTh5K09tL3RrZFM3cDJ5a285TUtVeGFocXdk?= =?utf-8?B?OVBLdk05NkNnZFZPN3lqTzlreFpwbVVrdEU0R0liSElSM3M5UUZPQVA4NTJo?= =?utf-8?B?Z0NRaTJycSs0WVVCTnFtaUdRWjVRTHpmcVNnNXJFN1Q4R2N2R1dsemNpeEJ0?= =?utf-8?B?bUlOS1M0YWVkSTI2SS94a2I2SE1YR2lHcmVveHcrQ2NVM3IycVdSSHdWdU5t?= =?utf-8?B?YkhVM1RoVWVjOStEY096MjZDV1kvTDRrR0Z3SjkwMHhhZ3Nkb3JQS3VkQ0Nx?= =?utf-8?B?SS9EcFdVVzNNS0lSalU2ZkVPTDQvTERHQXQxN2xNSHFRcisvUldmK24vWFkr?= =?utf-8?B?ZTJSSTYwNGZxeUpmckN1clBEVnBURTFZWkVVMm5tSE1BcW1iUFczRUxwQS9V?= =?utf-8?B?MlRONWF0aU0zVEl6d3lHSmZZWWJyUFBpWUx1T1JXMkR4OGxRd21ZeG84aEpX?= =?utf-8?B?eVNxMXFTcVhyWk41N0EyM3hlVVJZSlFpa2NxYTU3WDVFM082SUdDaEhLS1Ro?= =?utf-8?B?OFJzNFYwZWlwNmJFL0hNU1ZJYUp5a2Q1ZzFwb3ZGZHZBYUpIVk90YmFBUWc0?= =?utf-8?B?SjM1QWl6QkZvckMzdjMydUFXRHkxYjlmNEtINnd2SzEzMEhyTFZOYlpJMkVX?= =?utf-8?B?Z1pSdFFlbEFVSTNOTUhwdmFBUDdibW15TS8rOEVyNFFOWDBIYW9NeHJiV2JP?= =?utf-8?B?RU5xTjNROFpuT0tqbGhzV3VTYnJ2ZGtobFBJRUFnLy93MmUzNlBBMFhoV1p2?= =?utf-8?B?M1g0VnZJSzRRdXdBL0M5Nml3WWtmYlM2ZlVIV0JxcWpyOUZXVVVydUZYOENx?= =?utf-8?B?WEZqVzJWN1VVYjRLVVRMQWNTRDhTQ25MNDVCN3hqRWh6WWRwTjlYZklUSXpl?= =?utf-8?B?QmIwaXlITDZLOTYvV09maVY4N0wwUktmdmd1dE96S2Q0MFVyd24yUS9YSjZj?= =?utf-8?B?czNPZGltL2tHR1dCZmwzT0ExOWU0QzVIYnk0QXJNT0JqMGw5ZHVsMkRiRExJ?= =?utf-8?B?dFVhRUFLWFRtY2swRnArM0V5YXJFZTFJZndNTmNzd0hlcHJPTEVLWlpSMlRC?= =?utf-8?B?THJudTFsNkFmNDBKTTNnTkkxZ3pIaVh6OC9zSitZVVA4QlJPT2xVZGtkWCsy?= =?utf-8?B?N2tVT2RybEUzSHR6Q2VmaS83clh6ZWhXemRFUlZBdmFpTGFBUENxeFdHc2dS?= =?utf-8?B?T21WMFNnZWZadkg0aTZKT09RajZzQmxwenowUGgrUUhLWmE1bXZ5azE3eUpH?= =?utf-8?B?WEVtNHRSdW9NdmVUN3I0bzkvZGkzd0pucGh0K05XVnczSWVxSktkMDIrZEdX?= =?utf-8?B?UEx4cEIvd09XL04wU3gyNFcxcGpOOTM5WGVBRXU1RUM3TmF5N3JEQld4UmVk?= =?utf-8?B?akhCSE1oOGw0WnRLRnQvalZhMHpHY2VGTXpBRjhhSVFhbm1pcTRMaVZybE82?= =?utf-8?B?MkFVeTl6UVZTODFDdjY2a1F3YmlGbkFFRlhGbDVvWmRKZjhaSExrR3gwVGxx?= =?utf-8?B?SnpOMncrZnovU0RYQnY0YzRTUWFhc1hYR1o3NDhZNmN4U2FNZTl5UkM5WkNJ?= =?utf-8?B?UlV1ZFRzQlZ2dVF5K2lNZUlwckxlMnhxKzBKQWZ2czVJbFBkNkpqOW5qeHlN?= =?utf-8?B?elI5VlBFWEY5bEpSS0Y0Q3ZsWVhWazB1QXlBTVhrc1hsc1R3dlpha01jN0cy?= =?utf-8?B?T0syWXBSYXo2V3dZZmo0elJkNUpKRGx1L284aXpjWEIrbXZ5bWJuN3REeWQr?= =?utf-8?B?U2paUjBBSFhHTzhlNmlrZ0gySVBCUjczajVEQkxKY0JkeUhoSlNkUXZVQVhM?= =?utf-8?B?UEJuMHlHVUVOMGZMN2xjUnNoSUVvU0x5MVhmK0xiRkcvRjl6dTN2TW5rRkFU?= =?utf-8?B?VXZTa20vSWQvelFLOWtnTjZWNUZTS3ZwVjZKUDVqMHVXbGpIQ3dKVHVLMm9R?= =?utf-8?B?akljYndaVTJTOGhiODlqWithRFUrdHdBL2xqcDdwdlZzYU1MU2lkMU9QL3pJ?= =?utf-8?Q?ykB8=3D?= X-Forefront-Antispam-Report: CIP:164.130.1.59;CTRY:IT;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:smtpO365.st.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(36860700013)(376014)(1800799024)(82310400026);DIR:OUT;SFP:1101; X-OriginatorOrg: foss.st.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Nov 2025 17:26:14.6893 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 0a3ed8da-378d-4e8e-d88c-08de23a2e9d6 X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f;Ip=[164.130.1.59];Helo=[smtpO365.st.com] X-MS-Exchange-CrossTenant-AuthSource: DU2PEPF00028CFE.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR10MB3634 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTE0MDE0MCBTYWx0ZWRfXxXR4oj0CvsDG uwc+W0SES0/rySufQv3XIUzmtylwwg7HSIGcOwVp4BR+B9WIWBSIfK8EFgQvXMKQ2yIKvTBjPzl MvGzuLCLSjh8c0542oEvsHudEUTK7rNbDkC6usocNV31NjIFIkx6jEXBAycOrZ88a3NEp9JteC6 ABa49VE6IAjmuXW0GJU/LsH9dt4N/8Ksj5ut282FQyemZSaaJaX3ut7NPWXWUbd1NOeRgVjb64G +Pynaf+inWr3eB4a0mxX438+O7butzPvWY+VCBd6ag6/xNd4xpc+YDfDAsgmbVTufLolp7zO8Hq KBdMEP4FuonDzdNpBK/gbGpoCVFbtSEy0c33egUsA9LQa7MCKmUr2hfvjntLHhVmN6fnq4pS7Rj 67H5hApS8fmruahZiwC3Y15uLJL6wA== X-Authority-Analysis: v=2.4 cv=avi/yCZV c=1 sm=1 tr=0 ts=6917663b cx=c_pps a=2LjHdM9d3nU5CJ51ne9XDg==:117 a=d6reE3nDawwanmLcZTMRXA==:17 a=6eWqkTHjU83fiwn7nKZWdM+Sl24=:19 a=XWp4PHTOCikA:10 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s63m1ICgrNkA:10 a=KrXZwBdWH7kA:10 a=VkNPw1HP01LnGYTKEx00:22 a=8b9GpE9nAAAA:8 a=GxMybOy8btpGL25TnCYA:9 a=QEXdDO2ut3YA:10 a=T3LWEMljR5ZiDmsYVIUa:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: DZXvMor_j4VgGqHz2ChC-VF2eG-xw9ii X-Proofpoint-GUID: DZXvMor_j4VgGqHz2ChC-VF2eG-xw9ii X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-14_05,2025-11-13_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=notspam policy=default score=0 malwarescore=0 suspectscore=0 bulkscore=0 priorityscore=1501 impostorscore=0 adultscore=0 lowpriorityscore=0 phishscore=0 clxscore=1015 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511140140 The bootph-all flag was introduced in dt-schema (dtschema/schemas/bootph.yaml) to define node usage across different boot phases. To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be present in all boot stages, so add missing bootph-all phase flag to these nodes to support SD boot. Signed-off-by: Patrice Chotard --- arch/arm64/boot/dts/st/stm32mp211.dtsi | 7 +++++++ arch/arm64/boot/dts/st/stm32mp215f-dk.dts | 1 + arch/arm64/boot/dts/st/stm32mp231.dtsi | 22 ++++++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp235f-dk.dts | 11 +++++++++++ arch/arm64/boot/dts/st/stm32mp251.dtsi | 26 ++++++++++++++++++++++++++ arch/arm64/boot/dts/st/stm32mp255.dtsi | 3 ++- arch/arm64/boot/dts/st/stm32mp257f-dk.dts | 11 +++++++++++ arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 11 +++++++++++ 8 files changed, 91 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/st/stm32mp211.dtsi b/arch/arm64/boot/dts/s= t/stm32mp211.dtsi index bf888d60cd4f..81b6a71fc032 100644 --- a/arch/arm64/boot/dts/st/stm32mp211.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp211.dtsi @@ -50,6 +50,7 @@ firmware { optee { compatible =3D "linaro,optee-tz"; method =3D "smc"; + bootph-all; }; =20 scmi: scmi { @@ -57,15 +58,18 @@ scmi: scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; }; }; @@ -73,6 +77,7 @@ scmi_reset: protocol@16 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; }; =20 timer { @@ -92,6 +97,7 @@ soc@0 { interrupt-parent =3D <&intc>; #address-cells =3D <1>; #size-cells =3D <2>; + bootph-all; =20 rifsc: bus@42080000 { compatible =3D "simple-bus"; @@ -100,6 +106,7 @@ rifsc: bus@42080000 { dma-ranges; #address-cells =3D <1>; #size-cells =3D <2>; + bootph-all; =20 usart2: serial@400e0000 { compatible =3D "st,stm32h7-uart"; diff --git a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp215f-dk.dts index 7bdaeaa5ab0f..bc366639744a 100644 --- a/arch/arm64/boot/dts/st/stm32mp215f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp215f-dk.dts @@ -45,5 +45,6 @@ &arm_wdt { }; =20 &usart2 { + bootph-all; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/st/stm32mp231.dtsi b/arch/arm64/boot/dts/s= t/stm32mp231.dtsi index 88e214d395ab..075b4419d3ae 100644 --- a/arch/arm64/boot/dts/st/stm32mp231.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp231.dtsi @@ -57,6 +57,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi { @@ -64,15 +65,18 @@ scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -114,6 +118,7 @@ scmi_vdda18adc: regulator@7 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; =20 cpu0_pd: power-domain-cpu0 { #power-domain-cells =3D <0>; @@ -146,6 +151,7 @@ soc@0 { interrupt-parent =3D <&intc>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 hpdma: dma-controller@40400000 { compatible =3D "st,stm32mp25-dma3"; @@ -223,6 +229,7 @@ rifsc: bus@42080000 { #address-cells =3D <1>; #size-cells =3D <1>; #access-controller-cells =3D <1>; + bootph-all; =20 i2s2: audio-controller@400b0000 { compatible =3D "st,stm32mp25-i2s"; @@ -760,6 +767,7 @@ bsec: efuse@44000000 { reg =3D <0x44000000 0x1000>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp@24 { reg =3D <0x24 0x4>; @@ -857,6 +865,7 @@ rcc: clock-controller@44200000 { <&scmi_clk CK_SCMI_PLL3>, <&clk_dsi_txbyte>; access-controllers =3D <&rifsc 156>; + bootph-all; }; =20 exti1: interrupt-controller@44220000 { @@ -955,6 +964,7 @@ exti1: interrupt-controller@44220000 { syscfg: syscon@44230000 { compatible =3D "st,stm32mp23-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; + bootph-all; }; =20 pinctrl: pinctrl@44240000 { @@ -965,6 +975,7 @@ pinctrl: pinctrl@44240000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioa: gpio@44240000 { reg =3D <0x0 0x400>; @@ -974,6 +985,7 @@ gpioa: gpio@44240000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -985,6 +997,7 @@ gpiob: gpio@44250000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -996,6 +1009,7 @@ gpioc: gpio@44260000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1007,6 +1021,7 @@ gpiod: gpio@44270000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -1018,6 +1033,7 @@ gpioe: gpio@44280000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -1029,6 +1045,7 @@ gpiof: gpio@44290000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -1040,6 +1057,7 @@ gpiog: gpio@442a0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -1051,6 +1069,7 @@ gpioh: gpio@442b0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -1062,6 +1081,7 @@ gpioi: gpio@442c0000 { #interrupt-cells =3D <2>; clocks =3D <&scmi_clk CK_SCMI_GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; }; @@ -1084,6 +1104,7 @@ pinctrl_z: pinctrl@46200000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioz: gpio@46200000 { reg =3D <0 0x400>; @@ -1094,6 +1115,7 @@ gpioz: gpio@46200000 { clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/st/stm32mp235f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp235f-dk.dts index c3e688068223..391494eda5e6 100644 --- a/arch/arm64/boot/dts/st/stm32mp235f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp235f-dk.dts @@ -130,7 +130,18 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp251.dtsi b/arch/arm64/boot/dts/s= t/stm32mp251.dtsi index a8e6e0f77b83..f6576304f42f 100644 --- a/arch/arm64/boot/dts/st/stm32mp251.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp251.dtsi @@ -66,6 +66,7 @@ optee: optee { method =3D "smc"; interrupt-parent =3D <&intc>; interrupts =3D ; + bootph-all; }; =20 scmi { @@ -73,15 +74,18 @@ scmi { #address-cells =3D <1>; #size-cells =3D <0>; linaro,optee-channel-id =3D <0>; + bootph-all; =20 scmi_clk: protocol@14 { reg =3D <0x14>; #clock-cells =3D <1>; + bootph-all; }; =20 scmi_reset: protocol@16 { reg =3D <0x16>; #reset-cells =3D <1>; + bootph-all; }; =20 scmi_voltd: protocol@17 { @@ -142,6 +146,7 @@ v2m0: v2m@48090000 { psci { compatible =3D "arm,psci-1.0"; method =3D "smc"; + bootph-all; =20 CPU_PD0: power-domain-cpu0 { #power-domain-cells =3D <0>; @@ -174,6 +179,7 @@ soc@0 { #size-cells =3D <1>; interrupt-parent =3D <&intc>; ranges =3D <0x0 0x0 0x0 0x80000000>; + bootph-all; =20 hpdma: dma-controller@40400000 { compatible =3D "st,stm32mp25-dma3"; @@ -305,6 +311,7 @@ rifsc: bus@42080000 { #size-cells =3D <1>; #access-controller-cells =3D <1>; ranges; + bootph-all; =20 timers2: timer@40000000 { compatible =3D "st,stm32mp25-timers"; @@ -1569,6 +1576,7 @@ trigger@4 { }; =20 ltdc: display-controller@48010000 { + bootph-all; compatible =3D "st,stm32mp251-ltdc"; reg =3D <0x48010000 0x400>; interrupts =3D , @@ -1577,6 +1585,7 @@ ltdc: display-controller@48010000 { clock-names =3D "lcd", "bus"; resets =3D <&rcc LTDC_R>; access-controllers =3D <&rifsc 80>; + bootph-all; status =3D "disabled"; }; =20 @@ -1738,6 +1747,7 @@ bsec: efuse@44000000 { reg =3D <0x44000000 0x1000>; #address-cells =3D <1>; #size-cells =3D <1>; + bootph-all; =20 part_number_otp@24 { reg =3D <0x24 0x4>; @@ -1842,6 +1852,7 @@ rcc: clock-controller@44200000 { <&scmi_clk CK_SCMI_PLL3>, <&clk_dsi_txbyte>; access-controllers =3D <&rifsc 156>; + bootph-all; }; =20 exti1: interrupt-controller@44220000 { @@ -1941,6 +1952,7 @@ syscfg: syscon@44230000 { compatible =3D "st,stm32mp25-syscfg", "syscon"; reg =3D <0x44230000 0x10000>; #clock-cells =3D <0>; + bootph-all; }; =20 pinctrl: pinctrl@44240000 { @@ -1951,6 +1963,7 @@ pinctrl: pinctrl@44240000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioa: gpio@44240000 { gpio-controller; @@ -1960,6 +1973,7 @@ gpioa: gpio@44240000 { reg =3D <0x0 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOA>; st,bank-name =3D "GPIOA"; + bootph-all; status =3D "disabled"; }; =20 @@ -1971,6 +1985,7 @@ gpiob: gpio@44250000 { reg =3D <0x10000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOB>; st,bank-name =3D "GPIOB"; + bootph-all; status =3D "disabled"; }; =20 @@ -1982,6 +1997,7 @@ gpioc: gpio@44260000 { reg =3D <0x20000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOC>; st,bank-name =3D "GPIOC"; + bootph-all; status =3D "disabled"; }; =20 @@ -1993,6 +2009,7 @@ gpiod: gpio@44270000 { reg =3D <0x30000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOD>; st,bank-name =3D "GPIOD"; + bootph-all; status =3D "disabled"; }; =20 @@ -2004,6 +2021,7 @@ gpioe: gpio@44280000 { reg =3D <0x40000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOE>; st,bank-name =3D "GPIOE"; + bootph-all; status =3D "disabled"; }; =20 @@ -2015,6 +2033,7 @@ gpiof: gpio@44290000 { reg =3D <0x50000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOF>; st,bank-name =3D "GPIOF"; + bootph-all; status =3D "disabled"; }; =20 @@ -2026,6 +2045,7 @@ gpiog: gpio@442a0000 { reg =3D <0x60000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOG>; st,bank-name =3D "GPIOG"; + bootph-all; status =3D "disabled"; }; =20 @@ -2037,6 +2057,7 @@ gpioh: gpio@442b0000 { reg =3D <0x70000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOH>; st,bank-name =3D "GPIOH"; + bootph-all; status =3D "disabled"; }; =20 @@ -2048,6 +2069,7 @@ gpioi: gpio@442c0000 { reg =3D <0x80000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOI>; st,bank-name =3D "GPIOI"; + bootph-all; status =3D "disabled"; }; =20 @@ -2059,6 +2081,7 @@ gpioj: gpio@442d0000 { reg =3D <0x90000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOJ>; st,bank-name =3D "GPIOJ"; + bootph-all; status =3D "disabled"; }; =20 @@ -2070,6 +2093,7 @@ gpiok: gpio@442e0000 { reg =3D <0xa0000 0x400>; clocks =3D <&scmi_clk CK_SCMI_GPIOK>; st,bank-name =3D "GPIOK"; + bootph-all; status =3D "disabled"; }; }; @@ -2092,6 +2116,7 @@ pinctrl_z: pinctrl@46200000 { interrupt-parent =3D <&exti1>; st,syscfg =3D <&exti1 0x60 0xff>; pins-are-numbered; + bootph-all; =20 gpioz: gpio@46200000 { gpio-controller; @@ -2102,6 +2127,7 @@ gpioz: gpio@46200000 { clocks =3D <&scmi_clk CK_SCMI_GPIOZ>; st,bank-name =3D "GPIOZ"; st,bank-ioport =3D <11>; + bootph-all; status =3D "disabled"; }; }; diff --git a/arch/arm64/boot/dts/st/stm32mp255.dtsi b/arch/arm64/boot/dts/s= t/stm32mp255.dtsi index 7a598f53a2a0..7b2e07613030 100644 --- a/arch/arm64/boot/dts/st/stm32mp255.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp255.dtsi @@ -21,6 +21,7 @@ lvds: lvds@48060000 { resets =3D <&rcc LVDS_R>; access-controllers =3D <&rifsc 84>; power-domains =3D <&CLUSTER_PD>; + bootph-all; status =3D "disabled"; }; =20 @@ -40,4 +41,4 @@ venc: venc@480e0000 { clocks =3D <&rcc CK_BUS_VENC>; access-controllers =3D <&rifsc 90>; }; -}; \ No newline at end of file +}; diff --git a/arch/arm64/boot/dts/st/stm32mp257f-dk.dts b/arch/arm64/boot/dt= s/st/stm32mp257f-dk.dts index e718d888ce21..69bac9e719d7 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-dk.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-dk.dts @@ -130,7 +130,18 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; + +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; diff --git a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts b/arch/arm64/boot/d= ts/st/stm32mp257f-ev1.dts index 6e165073f732..307b9692b00a 100644 --- a/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts +++ b/arch/arm64/boot/dts/st/stm32mp257f-ev1.dts @@ -477,11 +477,22 @@ &usart2 { pinctrl-0 =3D <&usart2_pins_a>; pinctrl-1 =3D <&usart2_idle_pins_a>; pinctrl-2 =3D <&usart2_sleep_pins_a>; + bootph-all; /delete-property/dmas; /delete-property/dma-names; status =3D "okay"; }; =20 +&usart2_pins_a { + bootph-all; + pins1 { + bootph-all; + }; + pins2 { + bootph-all; + }; +}; + &usart6 { pinctrl-names =3D "default", "idle", "sleep"; pinctrl-0 =3D <&usart6_pins_a>; --=20 2.43.0