From nobody Mon Feb 9 16:31:52 2026 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3E1BD3074B0 for ; Fri, 14 Nov 2025 09:31:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112679; cv=none; b=GMFBuRBiOdmoNHneWXn+71PVxA43Y/+E5gjmMawIm0euFPpBAAUAyH/O57vBXdvGTWfW1Gn5023FvpO0pyKqxzSdkuhfpZ8W0Tsc4rXxpkJVTV90bMfOwSkH9UDGtmekF2Oz3TTv3Yceiyywumu0WfwWlAjThw6MDy/l9AYjF7U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112679; c=relaxed/simple; bh=q0tdVNOipK0Zpcd1nOMTcB1YUnAJWRHGAYSLJd0+tUw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oSS3RB45OPiZM8SI/8E1b50GtJlqGNMFfGZoEwrlshr1vZlx1Mt+mRZKsrGI6IYTn06d7oAZlYkPi/hg2jnY5OJ6bNJqWkzJ4XXTiGb+gKvGk4IvEQPo5RSvt4jtmC1fe9Wah0pZBr0WVFBJAq3oLeOjeS3re4S4Uiz5ZH1LOjQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=gR1zIbKF; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="gR1zIbKF" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-b73545723ebso279279766b.1 for ; Fri, 14 Nov 2025 01:31:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1763112674; x=1763717474; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=X8JMr12gzEjNmdYRXSFO9HGUKWRef+CBtmkwn83lm74=; b=gR1zIbKFr1KabG/XKfdccpKKfRFNJifMWvqmFXIV3ZEyufzgwaU7Ise51Xkyy3X6g9 Zm9Uc6pMtIP2sUanbr8ubnYuVIA1CC5pUWKDOtcDQZXBmDUhYI6WYRCFYe/tePmW+KbX 5j1BWQfNpIVT6Dmio90Vv6hlnaxbOH73WkGZDSUyynIyRe3ibsPO9Zxs4O+gUiCEx+zH ngNrf+NEhTPU+pCRBadJP18IRrZa4XJpVOE7M5Vqg3JM227S2UlvyaK1UQxZsp4Ulcq7 n1UWAYWzxUGL+PtN63Asj8rJlll03aTdRsf/7gds+Rp9h1qY9zm833wu8lL90EdQWGzo erbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763112674; x=1763717474; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=X8JMr12gzEjNmdYRXSFO9HGUKWRef+CBtmkwn83lm74=; b=Kxcz2BVImngw3uhRJh1c1gx1sDONEAi849XLj6ssi9++cUINNug+8oet/Mab9aEiGT ZVLjhnlueKoPNPR9nZnM9+HVoAQrsh69K5wpGTymm4k9PQE/usKvhu3bh5OszZXDy4Vy Haf0hYqfC+Qg2uLRL5PCyQKsynqkq0gPIGO7EzZs6OLHsa+l54EsW4Mb/IRvMps8E5eU MzTE/4oHRXmaLJHzAU3YxnTyxXefginoiM7KpZbPB7K5QdLr0YQGqBrWRYaWumhc+eeg paH0K4gyyL+eUgpTzoezG4Gm0oYWXR4zw9PksMJUlBc47a2xOK/b7A63wDkROWCCh/tl 7IlQ== X-Forwarded-Encrypted: i=1; AJvYcCUbuVrDPC7+sZGUTRPl67XOCF63oTl2/usONqma4asIcADJfiWw82aDOsQTTfuDJnFjBcC+j7f1AsaVYIE=@vger.kernel.org X-Gm-Message-State: AOJu0YzrE8+LfuiWBIG5dFjoDU3a5niyj0FrUBbbx6P5CUbclMTcM58n QupX8VNEk02+dubGg56f1lJEkv1U8xlVbZ3J/XzTFbNnYSu3SiHxl30oWGLJz2I9uQA= X-Gm-Gg: ASbGncsRh4YLrT+hR3RHex510T7jPu5BTpl7gohoDhjFwM3nBRMN5EcmC6GUj91CSRK S4q5gqnVg4fnbhLGPVetevOBf+0nTbTYd6SUxTgSLCQkKUgEtLVhcM5nRp1rTZiRLxtasJUVktW 0cSv55jSHVZQD4mESS/V2tL6TDGZgSXfvmXiPac0Kf0r/npz00woJ1USe5qT0Zjjy1AXGbv1DIq 9X41/8NMOrAjJbbBb4grrDJX0MlB47VJfLsMUgtXMfn8vE7nTKmd8FE5MEHRksJEnCkrzHXrEPR RMO22TS6jFBko16boXR0JX1iegZCX11ot+zsIgmHzuUbPPCmWXiIy3xDhrq3AjMHWMMfqnaY9zK 8LTjxR9LEnzOoiwoNh8hZB4GyDvfbjKDEwCkpmgZNMBI6Dz2S9kNZiMLihcHXBWYijIE/EUbtMf QW3ZXkXAUbQBMQWRDeI0MfTj5NpA3Kg6SSv7lHuvVQ+/ZyoNWkjbHKphy0xRljQGKhHl7Pt4OY2 iZbuoRHOhGe48DtkIZZXrBJQYPOtQbQ4Q== X-Google-Smtp-Source: AGHT+IFVw6W18ObaGtKJ10Xcu6/Wv8WS6lJaqKvbaiYmoVzwfv2DfFS03nbiscfYrjzyMjgufvOJfQ== X-Received: by 2002:a17:906:794b:b0:b6d:9bab:a7ba with SMTP id a640c23a62f3a-b7367983f21mr198473566b.42.1763112674394; Fri, 14 Nov 2025 01:31:14 -0800 (PST) Received: from [192.168.101.179] (2001-1c04-0509-ec01-156d-fa6e-7f19-0b67.cable.dynamic.v6.ziggo.nl. [2001:1c04:509:ec01:156d:fa6e:7f19:b67]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b734fd80841sm352104366b.41.2025.11.14.01.31.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Nov 2025 01:31:13 -0800 (PST) From: Luca Weiss Date: Fri, 14 Nov 2025 10:31:09 +0100 Subject: [PATCH v2 1/5] dt-bindings: interconnect: qcom,sm6350-rpmh: Add clocks for QoS Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251114-sm6350-icc-qos-v2-1-6af348cb9c69@fairphone.com> References: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> In-Reply-To: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763112672; l=3585; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=q0tdVNOipK0Zpcd1nOMTcB1YUnAJWRHGAYSLJd0+tUw=; b=FAC/10Tl8wr016SZ4IcHv4CK42tFzSJwEkm8di1F3bIXqCBdcMAPpX8vgYbP1x+OpJTVeyIQL wYRjI9Mf+M2Cq785SPpuAuPbLGIfZNanyu0KKe2VDC7KeR5gqXvFHK3 X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add the clocks for some interconnects to the bindings that are required to set up the QoS correctly. Update one of the examples to aggre2_noc to have an example with clocks. Also while we're at it, remove #interconnect-cells: true as that's already provided from qcom,rpmh-common.yaml. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Luca Weiss --- .../bindings/interconnect/qcom,sm6350-rpmh.yaml | 65 ++++++++++++++++++= ---- 1 file changed, 54 insertions(+), 11 deletions(-) diff --git a/Documentation/devicetree/bindings/interconnect/qcom,sm6350-rpm= h.yaml b/Documentation/devicetree/bindings/interconnect/qcom,sm6350-rpmh.ya= ml index 49eb156b08e0..2dc16e4293a9 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,sm6350-rpmh.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,sm6350-rpmh.yaml @@ -12,9 +12,6 @@ maintainers: description: Qualcomm RPMh-based interconnect provider on SM6350. =20 -allOf: - - $ref: qcom,rpmh-common.yaml# - properties: compatible: enum: @@ -30,7 +27,9 @@ properties: reg: maxItems: 1 =20 - '#interconnect-cells': true + clocks: + minItems: 1 + maxItems: 2 =20 patternProperties: '^interconnect-[a-z0-9\-]+$': @@ -46,8 +45,6 @@ patternProperties: - qcom,sm6350-clk-virt - qcom,sm6350-compute-noc =20 - '#interconnect-cells': true - required: - compatible =20 @@ -57,10 +54,54 @@ required: - compatible - reg =20 +allOf: + - $ref: qcom,rpmh-common.yaml# + - if: + properties: + compatible: + contains: + enum: + - qcom,sm6350-aggre1-noc + then: + properties: + clocks: + items: + - description: aggre UFS PHY AXI clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,sm6350-aggre2-noc + then: + properties: + clocks: + items: + - description: aggre USB3 PRIM AXI clock + - description: RPMH CC IPA clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,sm6350-aggre1-noc + - qcom,sm6350-aggre2-noc + then: + required: + - clocks + else: + properties: + clocks: false + unevaluatedProperties: false =20 examples: - | + #include + #include + config_noc: interconnect@1500000 { compatible =3D "qcom,sm6350-config-noc"; reg =3D <0x01500000 0x28000>; @@ -68,14 +109,16 @@ examples: qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 - system_noc: interconnect@1620000 { - compatible =3D "qcom,sm6350-system-noc"; - reg =3D <0x01620000 0x17080>; + aggre2_noc: interconnect@1700000 { + compatible =3D "qcom,sm6350-aggre2-noc"; + reg =3D <0x01700000 0x1f880>; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>, + <&rpmhcc RPMH_IPA_CLK>; =20 - clk_virt: interconnect-clk-virt { - compatible =3D "qcom,sm6350-clk-virt"; + compute_noc: interconnect-compute-noc { + compatible =3D "qcom,sm6350-compute-noc"; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; }; --=20 2.51.2 From nobody Mon Feb 9 16:31:52 2026 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1FEC0235358 for ; Fri, 14 Nov 2025 09:31:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112680; cv=none; b=aJjZqdPV4g96IjvssjOoyN+4mIQSMlwdyzvzVyInWki9wRy3gGQsdsK7TDWgVzqOz0VJaQ0JX1Kkd20uZ1QpR8eknn6roCVZnLdYh5sbB3OJzixD6X1Ljmez2OH0Z+BJ7wHGWGlv3KCCCOc+xzAv8iMzQWPLds7oIXgF1wAYGNk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112680; c=relaxed/simple; bh=EXmlrAx8G+qEQXvn4Hjc2SxpukaT9VckUvipBtJ1isk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=R3/BtaJkc99BUnO0EuxdXWW2dOHig1QZRuI7ae+X9ApdKA9hU6fCrizr05kuNrBumuQ/VfhKiuiaOwS12ILvqK5sM1CxVYpyCeZUcdrJId+/O/hTMijJnsJfStzL39xMCv7tN6aYufCYYeJ0VeqQq+L5nqK0B68jj5e2fYWHmio= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=SvnjwB+r; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="SvnjwB+r" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-b714b1290aeso263336766b.2 for ; Fri, 14 Nov 2025 01:31:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1763112675; x=1763717475; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=bjagkFHTl3ZcyROBN79dvzdfXtI/biV++zkJ6Wi3X80=; b=SvnjwB+rXaGh+yKxRpV4Mq1iY2MfxvdkgTRY7HMO4N2sMRGSjMIizbgVW5FG66svhc +bNZU6S5TJZgeAS8tXsAC5KwFpPjDUP+vtIebpHUU56LSDWkTOToxpkK+x4+jNo/vFHs lMdatv88qutTVM+Em51R+agNv4mjk5nUPKOXPhNAU/OKU/iZ3ztidejN2Ugig53q/6pn 9GpUlyJnrIW5pH+DiIWhLBFe7TS8kNhrHTl+Xa/1jA0CZFqpa+88L3GCir8K2dZtUkru jwT7pdS2h8f0qPLj7TeqFopF0l+SIaOmfdKn4NN7OgPsuXwkfQwUfLwgvdm+cWx/3030 SQdQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763112675; x=1763717475; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=bjagkFHTl3ZcyROBN79dvzdfXtI/biV++zkJ6Wi3X80=; b=PmXmqQnyZKJsiVqJnqhAWdDvqJy3JaF8oTTlr9JqWPHrUPegHb8pWv8xhhbMu7qEPM krDaLNXnCUWeA3fUHsPUTSEpcgGmISZsMwHDfbi9u6pAYdGofWIFDoXaS7Ap9h5GMecA jKkYB7xE0YfUYEqs8Ju0i/FuqfsC6n+9MG7VItieKufzBf0eqFuTQv74XY0pucJtQJ8k O9YYmyUJyjKhFI49aA1tW7J9g02sGOCIIy9LJj+Mrf9XedIHemzX3dzeilO7eYt+TDHm 4vbwEreZVSIZXAGu15VU/6X2aIj3kVF3HlFdbaQYJyIAqBtgSXU8VGzMzlB2AWygXxdt rOpA== X-Forwarded-Encrypted: i=1; AJvYcCVqAeFXQB9l+iqYl2uASqZbGNsnOHf/NxTOKqetJq0ypQMpmjJxEiMhpONGnhxBZtklosU/zAkqz6UJp8U=@vger.kernel.org X-Gm-Message-State: AOJu0YxbcX/5CJ9lBLzrHj/2qFWB7kUmkWfNn3dmM1/bYAuQjJMZEQ2Q Ecq8OWU/vTqNCop6ATAFxT/cGRElHbmjxWRn3esImeEEWgdkEwsoCFO5PFOvrNFiYtk= X-Gm-Gg: ASbGncuWwJ9KxzL1E4qVRrqWt5ZETUPHEWGl6R6B+fqaf18CmeDvQ2xWAvbLjzmgyzq d/H9uN3W70xYGAbpkKfdR+ZQkftz4scJP6GjFYy+B3O64sT8BWRTaT5NBEoGCAQFwuEYYhhtAr9 cl0cOEFDUrIrq4OHFFgFuXntPkYv91zQAxtVN07CtcMqyZngvDR/DyH0VGbETQ15qlEZtzLYjP9 wh+k+nEs3k/G6XXdQjAjsxf/Dh3GUQr+Nh9w/qv8mdZsO1ABW1tB2czIzvZa/mUGkCr8EGVpCig iDABu7hKyIV4tdBWdjw99bOo6Mg48RA+U1XPMuTOPHuUzkk+hqysGizjjkBpcxmZ95TPB0LoI29 /SjvF3+ZvewgySbeJTNRmA2QzKTYM5kjlZ4SFsbC3OL9iHfnqKpR1TIKXDK0iYVu84NeNquUAHl ouW3UA4pJj+AcgH92Aq4kkpMYLkEF3tj3w5ybODS/K/huSY4Tbk0/61YD9ercKqJh0rJ27isPF5 q/jJW8glTmcIhGExvH8szA= X-Google-Smtp-Source: AGHT+IF93Hcmy+2QpI1Usg+qVaNay64indlpTI/ams9EhdWoqHHpowSpmlonp+hK3sYc2L//Ct4xhQ== X-Received: by 2002:a17:906:c10b:b0:b3b:5fe6:577a with SMTP id a640c23a62f3a-b73677ece6fmr210520666b.8.1763112675373; Fri, 14 Nov 2025 01:31:15 -0800 (PST) Received: from [192.168.101.179] (2001-1c04-0509-ec01-156d-fa6e-7f19-0b67.cable.dynamic.v6.ziggo.nl. [2001:1c04:509:ec01:156d:fa6e:7f19:b67]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b734fd80841sm352104366b.41.2025.11.14.01.31.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Nov 2025 01:31:14 -0800 (PST) From: Luca Weiss Date: Fri, 14 Nov 2025 10:31:10 +0100 Subject: [PATCH v2 2/5] interconnect: qcom: icc-rpmh: Get parent's regmap for nested NoCs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251114-sm6350-icc-qos-v2-2-6af348cb9c69@fairphone.com> References: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> In-Reply-To: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763112672; l=1698; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=EXmlrAx8G+qEQXvn4Hjc2SxpukaT9VckUvipBtJ1isk=; b=Yz/vL8tGTL2oSQMgT7z1ixGoz4iaaPuz42Yx+czSB0njpQPU2HdbrCP2DQwyMtej+3iMSF5Ge J7XNWTAR7w2D7rA4AS/afTP/WyeDvLj4F4qaBNh9dKkKfnpqudsWjw9 X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Since commit 57eb14779dfd ("interconnect: qcom: icc-rpmh: Support child NoC device probe") the icc-rpmh driver supports initializing child NoCs, but those child NoCs also need to be able to get the parent's regmap in order to enable QoS. Change the driver to support that and support programming QoS register. Signed-off-by: Luca Weiss Reviewed-by: Dmitry Baryshkov --- drivers/interconnect/qcom/icc-rpmh.c | 19 ++++++++++++------- 1 file changed, 12 insertions(+), 7 deletions(-) diff --git a/drivers/interconnect/qcom/icc-rpmh.c b/drivers/interconnect/qc= om/icc-rpmh.c index f90c29111f48..3b445acefece 100644 --- a/drivers/interconnect/qcom/icc-rpmh.c +++ b/drivers/interconnect/qcom/icc-rpmh.c @@ -308,14 +308,19 @@ int qcom_icc_rpmh_probe(struct platform_device *pdev) struct resource *res; void __iomem *base; =20 - base =3D devm_platform_get_and_ioremap_resource(pdev, 0, &res); - if (IS_ERR(base)) - goto skip_qos_config; + /* Try parent's regmap first */ + qp->regmap =3D dev_get_regmap(dev->parent, NULL); + if (!qp->regmap) { + base =3D devm_platform_get_and_ioremap_resource(pdev, 0, &res); + if (IS_ERR(base)) + goto skip_qos_config; =20 - qp->regmap =3D devm_regmap_init_mmio(dev, base, desc->config); - if (IS_ERR(qp->regmap)) { - dev_info(dev, "Skipping QoS, regmap failed; %ld\n", PTR_ERR(qp->regmap)= ); - goto skip_qos_config; + qp->regmap =3D devm_regmap_init_mmio(dev, base, desc->config); + if (IS_ERR(qp->regmap)) { + dev_info(dev, "Skipping QoS, regmap failed; %ld\n", + PTR_ERR(qp->regmap)); + goto skip_qos_config; + } } =20 qp->num_clks =3D devm_clk_bulk_get_all(qp->dev, &qp->clks); --=20 2.51.2 From nobody Mon Feb 9 16:31:52 2026 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2FDEC3081D3 for ; Fri, 14 Nov 2025 09:31:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112680; cv=none; b=eWLUoXdzwj7cusp6LpO369LFys0+YiJIYdH9dlhsas3FuTdYOvpWJq/nRijQkBXDeRdYk5TTMVN2k9qlYcVKM/ARv0fqWpArx6GBkhAxMeUw4AW5G4EUdjqxjaKZtXXBkPOhUM2Wi5vf6a1t/0oyxpseiWC6YJ7JQvnWjIzbVnk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112680; c=relaxed/simple; bh=Fokp6DI3ZgvMfeV4tDWIu8AT5pAwNorUHQtwcVcIzSE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=TCRZ/ojxXh/homZzlwuEa/vlgiVaWVR/kc35kncdqIqlf6b2ivPbJdk18nNFFGCeyxvFqiAPMa4EHwfhaJqNCdiCtsEs+W8pFocehz7mSfbdC3fPFweXuY5ZOHfJYoyK9HduvOGgriKCXabfiUYF1rIxfFFvBOsW6YxIevCckuI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=1hM7L/cT; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="1hM7L/cT" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-afcb7ae6ed0so265238066b.3 for ; Fri, 14 Nov 2025 01:31:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1763112676; x=1763717476; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2lie/xa7qc7Ek8fm8wHatiECh3EUIgF2lTTajZ10Sa0=; b=1hM7L/cTDFahu47ciwkvt0/0DiBw7z+u4kFQeo/IjznMF0SKT5OodGjl+6IP0sthnv RidrO9i6rip7ReUFH+O0wz93v2PreHlgKlBUPqIkFuFvGbMHCSSQXYM5TAMk63wm7GK2 2CQOlJtR62K0E2zlhDfk2S8RTWPa92bt1z0MSF9KiP2/8aYS/acRKqXk+a/06NZCM7jZ 9pjIJltlu7Q0nNIF+ViNNlG4JW6o9q03Z2w9GcSpVqyMC4jI0+BLmgXkM+Yb2ef8crRI 3//xepRH8g8qpriND/MEpPG+0Zsrf3l9B5kS5A/l7RP5uMErAf7toNXAj/BBYvWWY82H bGyA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763112676; x=1763717476; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=2lie/xa7qc7Ek8fm8wHatiECh3EUIgF2lTTajZ10Sa0=; b=FI6TPYJTq3qMgMcGzeYv+DzMWDks7b3ZeP0p40KZNHutejCik29PHp4gaiCDc+lx6X l7oSxxQOneZDiKptXr5tFT+W4ais5Dm3A97nEvsDyEgvPb+1pQhHkKtwpAUci7PpbDkp 4tOKRANBt7cCv2BR+L7Vi0xRkbpSsGaTnLzUi/cp4EllxfTYJHaIEbFtpKQ+vKoJy040 IJUk+MrR9n14CVTpQUka8n3nZ5L4G27fhpjurC/S89/vDndTVr+dy4Sx56tptBnwEryk ZutOzC0TM47Eu31yzTqXbwl/BlTYIXZT7O0keL+aMdIeCOqIQyWqAjRJql64ue5YDARG gk4w== X-Forwarded-Encrypted: i=1; AJvYcCVV75/IF6C/Ji3wi5bEd0oS03Bk0/1n1ON1O6Mp1JxFfcbEaplNVSLsYLRdjfPtVEgdE2jWI1BBbITtJOY=@vger.kernel.org X-Gm-Message-State: AOJu0YzJNgRRqXD0roA706zmnqdPlqV3Wtl4QAd482Rf16F/grQFKOmE 2fIZekTxOsRxEOatntak37QtXsCfOrZ8tV8b7E7ARNP4F9vyfY2wdztFxya9+fhexuQ= X-Gm-Gg: ASbGncvXsZZI0GmhD4pGt7PurjsZ1l3WfrH4mmMgwdpJe24q/mvmi9cE6kAHL88MJqo qWGvlUkXtEma1IsNWP88jlraNQ525raJDl3BN1A1eauoVy1ZX8uaIwUVaRBZP5Ci921q70QpWL8 JCjw4Gjbcbqzef8KIHOw47tQp6jp4MkwI2iZLbP3MynUqx2/ndQDpIF5gBykGmeZ2Y14P3K0cdJ 7P0Lb0vbKq1Hmuvl0A2zjfwxnkB55Gsg2lVyH9Y+0F72ol1cdHxhMN5/UmhEZPVNo1UrJCwxgBU RSh+2IRgMCoIQpXptM1/0ymow5h6u8tl1O1lhELBtKi5HJfLvyWytwvWJmelHE9V+yS+1xqzfWs SZWWHRGF3kxidX+C+A9hdXImHnbrru8KmyE8ntwxJXgWgnOMBfiRLWVxXZGIUL++GGBXC/AEW2h otRtH75+/s84m+q5R7dIcXU3WjpAPfMvPfx2ir1wSkVNmI+7IkXWn6s+mgX6q6XjmLvvA68vFtM GtrhM/qDO8awQYNxtrtbWg9Pl7pSzv0PYnEt7S9ctH1 X-Google-Smtp-Source: AGHT+IGv7NzlJ8vcISP1RXt6QWGiueuxhZk8jTm6UtlmVL0nCoXWqv7iPPstalaD6MWfX/FUBpuUMA== X-Received: by 2002:a17:907:98a:b0:b6d:67b0:ca0b with SMTP id a640c23a62f3a-b736796b4c9mr211603066b.61.1763112676330; Fri, 14 Nov 2025 01:31:16 -0800 (PST) Received: from [192.168.101.179] (2001-1c04-0509-ec01-156d-fa6e-7f19-0b67.cable.dynamic.v6.ziggo.nl. [2001:1c04:509:ec01:156d:fa6e:7f19:b67]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b734fd80841sm352104366b.41.2025.11.14.01.31.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Nov 2025 01:31:15 -0800 (PST) From: Luca Weiss Date: Fri, 14 Nov 2025 10:31:11 +0100 Subject: [PATCH v2 3/5] interconnect: qcom: sm6350: Remove empty BCM arrays Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251114-sm6350-icc-qos-v2-3-6af348cb9c69@fairphone.com> References: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> In-Reply-To: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763112672; l=1834; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=Fokp6DI3ZgvMfeV4tDWIu8AT5pAwNorUHQtwcVcIzSE=; b=Zi/RaiK5Rfu1T6AZfcvzDgwPKqVZcrP/SBZ0CWT/bpweCDnz9ti/5N7ygoCFGj0V7Q52oSIhD btR+yiyAVF4A23j2WQl7J5dsfrpEoucXUuG5xGZyWAh1oKCvcmxpg3E X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Clean up the code by removing empty BCM arrays to save some lines. Reviewed-by: Dmitry Baryshkov Signed-off-by: Luca Weiss --- drivers/interconnect/qcom/sm6350.c | 10 ---------- 1 file changed, 10 deletions(-) diff --git a/drivers/interconnect/qcom/sm6350.c b/drivers/interconnect/qcom= /sm6350.c index 99c435a5968f..246549cb761e 100644 --- a/drivers/interconnect/qcom/sm6350.c +++ b/drivers/interconnect/qcom/sm6350.c @@ -1526,9 +1526,6 @@ static const struct qcom_icc_desc sm6350_config_noc = =3D { .num_bcms =3D ARRAY_SIZE(config_noc_bcms), }; =20 -static struct qcom_icc_bcm * const dc_noc_bcms[] =3D { -}; - static struct qcom_icc_node * const dc_noc_nodes[] =3D { [MASTER_CNOC_DC_NOC] =3D &qhm_cnoc_dc_noc, [SLAVE_GEM_NOC_CFG] =3D &qhs_gemnoc, @@ -1538,8 +1535,6 @@ static struct qcom_icc_node * const dc_noc_nodes[] = =3D { static const struct qcom_icc_desc sm6350_dc_noc =3D { .nodes =3D dc_noc_nodes, .num_nodes =3D ARRAY_SIZE(dc_noc_nodes), - .bcms =3D dc_noc_bcms, - .num_bcms =3D ARRAY_SIZE(dc_noc_bcms), }; =20 static struct qcom_icc_bcm * const gem_noc_bcms[] =3D { @@ -1600,9 +1595,6 @@ static const struct qcom_icc_desc sm6350_mmss_noc =3D= { .num_bcms =3D ARRAY_SIZE(mmss_noc_bcms), }; =20 -static struct qcom_icc_bcm * const npu_noc_bcms[] =3D { -}; - static struct qcom_icc_node * const npu_noc_nodes[] =3D { [MASTER_NPU_SYS] =3D &amm_npu_sys, [MASTER_NPU_NOC_CFG] =3D &qhm_npu_cfg, @@ -1620,8 +1612,6 @@ static struct qcom_icc_node * const npu_noc_nodes[] = =3D { static const struct qcom_icc_desc sm6350_npu_noc =3D { .nodes =3D npu_noc_nodes, .num_nodes =3D ARRAY_SIZE(npu_noc_nodes), - .bcms =3D npu_noc_bcms, - .num_bcms =3D ARRAY_SIZE(npu_noc_bcms), }; =20 static struct qcom_icc_bcm * const system_noc_bcms[] =3D { --=20 2.51.2 From nobody Mon Feb 9 16:31:52 2026 Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 129BD308F36 for ; Fri, 14 Nov 2025 09:31:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112681; cv=none; b=ODrxMgetvq0qIczOG7uv6vcKa8TiTXl474QHnvE3Ms8GzeaK1Y1///4T4sVrQLVwjtpyh99Z2/d7kfDES5Wjg/S0ube3RSYr9dPpWDXVQglNaofWF1K2KmjIaFaIVZrPy+QL9G4wQgy1eDK0OC/zQso4NLyqgNOIo+wYtnuHeE4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112681; c=relaxed/simple; bh=T6YuXb734/ygf+0vM/phTPDFUm5FVnnNeVk/SsxUKbg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DROkd7pNfjAwpAdexKC0C4ivX+CnW85W1Ad6WCyXQeCSvnLyD2IUn5BEuA2W/XfDrlT4PknS6L9LZIxW2jo5XPM42vSapTuW2JpRfXD7M/Fj29ieSh7Mi8Oo4RJ79Vwbao0O+GOGlXm6ZLHoYpX/S6/bgW556JCVXOFsjd/MJBA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=3HI3a97Y; arc=none smtp.client-ip=209.85.218.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="3HI3a97Y" Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-b734fcbf1e3so267176666b.3 for ; Fri, 14 Nov 2025 01:31:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1763112677; x=1763717477; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=e5R21p9Vq6BqN2XMtSXYRBpypTUAovOSUjdiGreLgok=; b=3HI3a97YM9oNekOjNn6s8LSKvdVnERY7BUt3nU8Fn+iJ/T0+mxEHiSSMB2WIg4k2PT YzM2BUqzAV5RaRfyMcCF/Xj/Gr5jymdPA7dsHv+D6LE5Wjki6ddjLji3KqMJksfSlx5X 9IRIl+Brziy19GldNzSi2IgaVtKSnx8HHjDVN8y3PPfPI8mhLTwi2zegQwtZL1F+nFBQ PDLTII3O6tK6LpWdjq/HdrnlEccyEbA3BBe4eSV0ffjYyeHRm5a3mN47CrwAS28Lgf7r S0fk89awhtKYg3fPslhRM1KRx5Srq9yGM6tT4gs30FLKemVrhP/Mu+okUXwInhHYFx5v v8Cw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763112677; x=1763717477; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=e5R21p9Vq6BqN2XMtSXYRBpypTUAovOSUjdiGreLgok=; b=eTqVflzGdesc0j7Pk1HfOzKAh8gyzVS05XmZgNWLhuaHBto/qlrW4elwXlGzVA8TnG ogyCz9iHM/s8UkKu+4jhc/oSl9gXzJsPrfQ4XRmmxzyLZ9mm+A1JJ8h0d9BxUr3x1N/M qB2JlQAPi7oOKUj4d8oznykQuRBt0AuajCvU8ByF4A969P5l+RGKD8OBCYwR6svth3+z I2rUL4Gl6qYRWIUfPG4YoTyf5WARCJwUNsEuqBENshnMpwAtXKb96dCNaVBM/AGaHgIo lJ4qmDzn4jVgrOBMi/TN3s3Xds96+Vv28PSSSaqJ0QrQHAOMOQROUrsRMN+HNKHQBvGI eawA== X-Forwarded-Encrypted: i=1; AJvYcCWYXjdyQ3ul8DDZdYhRkUPbV52QbL2iNABzJGodXunGxiIC89AZDlfE+P19jlO2LMMGHf6sVNMXiFICL/8=@vger.kernel.org X-Gm-Message-State: AOJu0YzGo0jRvTVhvUaOM3l9LGtAhHykujoOH3o2F6zt6j48azfd7Sui NF7rnXlN7Ms5atal9/uiOphO2dgoL/6IxvZMGvFTm3S2CgITj0T+Qbol6UFJdkmDZSw= X-Gm-Gg: ASbGncuxb7rkAfV6t6YL+wCauInvg/qKDgIhjN5nIzBhTEnWrx2C0Snl1+X0rFRaYZd Bo4+ySBdOpLrtpBMxr7EfemOcsQ0BC+flv5nJTizyfMr6gYJhm3/y0VZginriu9knloj2K/YXtB v5rcI9RdU2Ixp5VHScTCROjsdJSKhmZ5zAWMOsT4venDgHcBlWmzcXmX6Qn3gG56mWc9wqomXqC p89ttuoGXT8JYAE6FRSS4rP9rNqYQ8BueilOVKKsfoRUpq0Fr6g+3mGQeK3JRnYfLoNdumft4Xd VSvg+zZme0VUtKNpoWhi+h/bPZL18kROievFVilM45010dRfE/76+w3bEvkKRy/dv/h3rUsFjPE emXEskAeYomnMe8JTOSdrU89wUIwJ+/dbz9KLqLVSOtWNJqCfps7Bwa9UXac+WfIs281umtzedZ 092wjsFm1AwBN/wZy4qCifWTFXQ2gD1xFSC9xeaNZ0EasOw4eXePwnHqi/jIMkV+MDtaViJOGEV jRpqkQILFojDGA0Kz0clu7MX1sfg93lKA== X-Google-Smtp-Source: AGHT+IHv+zVA9CAHVMA5Y+PURmSek6BBWv4SIg7yr9zgsWTKPeHzlLdjTuVq7uNp92wbkneltu4w9w== X-Received: by 2002:a17:907:a41:b0:b73:3af7:b6e5 with SMTP id a640c23a62f3a-b73678d2b45mr239348866b.15.1763112677287; Fri, 14 Nov 2025 01:31:17 -0800 (PST) Received: from [192.168.101.179] (2001-1c04-0509-ec01-156d-fa6e-7f19-0b67.cable.dynamic.v6.ziggo.nl. [2001:1c04:509:ec01:156d:fa6e:7f19:b67]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b734fd80841sm352104366b.41.2025.11.14.01.31.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Nov 2025 01:31:16 -0800 (PST) From: Luca Weiss Date: Fri, 14 Nov 2025 10:31:12 +0100 Subject: [PATCH v2 4/5] interconnect: qcom: sm6350: enable QoS configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251114-sm6350-icc-qos-v2-4-6af348cb9c69@fairphone.com> References: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> In-Reply-To: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763112672; l=15166; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=T6YuXb734/ygf+0vM/phTPDFUm5FVnnNeVk/SsxUKbg=; b=0rr2TTujwI8WIVZUuf2lQzNvsuDWnCIPjQfsRi8bVimMZWw3REMj6HZrlevLNSiYuSGVp7IEl xdAbGD5fqUNDpw5IwM95ipZbSfHM7gRKA975nHq1GZJFbgcVe3he+MG X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Enable QoS configuration for master ports with predefined values for priority and urgency forwarding. While this does require some "clocks" to be specified in devicetree to work correctly, thanks to ".qos_requires_clocks =3D true," this is backwards compatible with old DT as QoS programming will be skipped for aggre1_noc and aggre2_noc when clocks are not provided. Reviewed-by: Dmitry Baryshkov Signed-off-by: Luca Weiss --- drivers/interconnect/qcom/sm6350.c | 288 +++++++++++++++++++++++++++++++++= ++++ 1 file changed, 288 insertions(+) diff --git a/drivers/interconnect/qcom/sm6350.c b/drivers/interconnect/qcom= /sm6350.c index 246549cb761e..d96bec1cbb26 100644 --- a/drivers/interconnect/qcom/sm6350.c +++ b/drivers/interconnect/qcom/sm6350.c @@ -150,26 +150,50 @@ static struct qcom_icc_node qhm_a1noc_cfg =3D { .link_nodes =3D { &srvc_aggre1_noc }, }; =20 +static struct qcom_icc_qosbox qhm_qup_0_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xa000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node qhm_qup_0 =3D { .name =3D "qhm_qup_0", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &qhm_qup_0_qos, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; =20 +static struct qcom_icc_qosbox xm_emmc_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x7000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node xm_emmc =3D { .name =3D "xm_emmc", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &xm_emmc_qos, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; =20 +static struct qcom_icc_qosbox xm_ufs_mem_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x8000 }, + .prio =3D 4, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node xm_ufs_mem =3D { .name =3D "xm_ufs_mem", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &xm_ufs_mem_qos, .num_links =3D 1, .link_nodes =3D { &qns_a1noc_snoc }, }; @@ -182,58 +206,113 @@ static struct qcom_icc_node qhm_a2noc_cfg =3D { .link_nodes =3D { &srvc_aggre2_noc }, }; =20 +static struct qcom_icc_qosbox qhm_qdss_bam_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xb000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node qhm_qdss_bam =3D { .name =3D "qhm_qdss_bam", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &qhm_qdss_bam_qos, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; =20 +static struct qcom_icc_qosbox qhm_qup_1_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x9000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; static struct qcom_icc_node qhm_qup_1 =3D { .name =3D "qhm_qup_1", .channels =3D 1, .buswidth =3D 4, + .qosbox =3D &qhm_qup_1_qos, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; =20 +static struct qcom_icc_qosbox qxm_crypto_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x6000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node qxm_crypto =3D { .name =3D "qxm_crypto", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &qxm_crypto_qos, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; =20 +static struct qcom_icc_qosbox qxm_ipa_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x7000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node qxm_ipa =3D { .name =3D "qxm_ipa", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &qxm_ipa_qos, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; =20 +static struct qcom_icc_qosbox xm_qdss_etr_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xc000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node xm_qdss_etr =3D { .name =3D "xm_qdss_etr", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &xm_qdss_etr_qos, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; =20 +static struct qcom_icc_qosbox xm_sdc2_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x18000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node xm_sdc2 =3D { .name =3D "xm_sdc2", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &xm_sdc2_qos, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; =20 +static struct qcom_icc_qosbox xm_usb3_0_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xd000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node xm_usb3_0 =3D { .name =3D "xm_usb3_0", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &xm_usb3_0_qos, .num_links =3D 1, .link_nodes =3D { &qns_a2noc_snoc }, }; @@ -278,18 +357,34 @@ static struct qcom_icc_node qup1_core_master =3D { .link_nodes =3D { &qup1_core_slave }, }; =20 +static struct qcom_icc_qosbox qnm_npu_qos =3D { + .num_ports =3D 2, + .port_offsets =3D { 0xf000, 0x11000 }, + .prio =3D 0, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qnm_npu =3D { .name =3D "qnm_npu", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &qnm_npu_qos, .num_links =3D 1, .link_nodes =3D { &qns_cdsp_gemnoc }, }; =20 +static struct qcom_icc_qosbox qxm_npu_dsp_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x13000 }, + .prio =3D 0, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qxm_npu_dsp =3D { .name =3D "qxm_npu_dsp", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &qxm_npu_dsp_qos, .num_links =3D 1, .link_nodes =3D { &qns_cdsp_gemnoc }, }; @@ -401,19 +496,35 @@ static struct qcom_icc_node qhm_cnoc_dc_noc =3D { &qhs_gemnoc }, }; =20 +static struct qcom_icc_qosbox acm_apps_qos =3D { + .num_ports =3D 2, + .port_offsets =3D { 0x2f100, 0x2f000 }, + .prio =3D 0, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node acm_apps =3D { .name =3D "acm_apps", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &acm_apps_qos, .num_links =3D 2, .link_nodes =3D { &qns_llcc, &qns_gem_noc_snoc }, }; =20 +static struct qcom_icc_qosbox acm_sys_tcu_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x35000 }, + .prio =3D 6, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node acm_sys_tcu =3D { .name =3D "acm_sys_tcu", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &acm_sys_tcu_qos, .num_links =3D 2, .link_nodes =3D { &qns_llcc, &qns_gem_noc_snoc }, @@ -429,53 +540,101 @@ static struct qcom_icc_node qhm_gemnoc_cfg =3D { &qhs_mdsp_ms_mpu_cfg }, }; =20 +static struct qcom_icc_qosbox qnm_cmpnoc_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x2e000 }, + .prio =3D 0, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qnm_cmpnoc =3D { .name =3D "qnm_cmpnoc", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &qnm_cmpnoc_qos, .num_links =3D 2, .link_nodes =3D { &qns_llcc, &qns_gem_noc_snoc }, }; =20 +static struct qcom_icc_qosbox qnm_mnoc_hf_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x30000 }, + .prio =3D 0, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qnm_mnoc_hf =3D { .name =3D "qnm_mnoc_hf", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &qnm_mnoc_hf_qos, .num_links =3D 2, .link_nodes =3D { &qns_llcc, &qns_gem_noc_snoc }, }; =20 +static struct qcom_icc_qosbox qnm_mnoc_sf_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x34000 }, + .prio =3D 0, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qnm_mnoc_sf =3D { .name =3D "qnm_mnoc_sf", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &qnm_mnoc_sf_qos, .num_links =3D 2, .link_nodes =3D { &qns_llcc, &qns_gem_noc_snoc }, }; =20 +static struct qcom_icc_qosbox qnm_snoc_gc_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x32000 }, + .prio =3D 0, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qnm_snoc_gc =3D { .name =3D "qnm_snoc_gc", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &qnm_snoc_gc_qos, .num_links =3D 1, .link_nodes =3D { &qns_llcc }, }; =20 +static struct qcom_icc_qosbox qnm_snoc_sf_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x31000 }, + .prio =3D 0, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qnm_snoc_sf =3D { .name =3D "qnm_snoc_sf", .channels =3D 1, .buswidth =3D 16, + .qosbox =3D &qnm_snoc_sf_qos, .num_links =3D 1, .link_nodes =3D { &qns_llcc }, }; =20 +static struct qcom_icc_qosbox qxm_gpu_qos =3D { + .num_ports =3D 2, + .port_offsets =3D { 0x33000, 0x33080 }, + .prio =3D 0, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node qxm_gpu =3D { .name =3D "qxm_gpu", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &qxm_gpu_qos, .num_links =3D 2, .link_nodes =3D { &qns_llcc, &qns_gem_noc_snoc }, @@ -497,50 +656,98 @@ static struct qcom_icc_node qhm_mnoc_cfg =3D { .link_nodes =3D { &srvc_mnoc }, }; =20 +static struct qcom_icc_qosbox qnm_video0_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xf000 }, + .prio =3D 2, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qnm_video0 =3D { .name =3D "qnm_video0", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &qnm_video0_qos, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; =20 +static struct qcom_icc_qosbox qnm_video_cvp_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xe000 }, + .prio =3D 5, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qnm_video_cvp =3D { .name =3D "qnm_video_cvp", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &qnm_video_cvp_qos, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; =20 +static struct qcom_icc_qosbox qxm_camnoc_hf_qos =3D { + .num_ports =3D 2, + .port_offsets =3D { 0xa000, 0xb000 }, + .prio =3D 3, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qxm_camnoc_hf =3D { .name =3D "qxm_camnoc_hf", .channels =3D 2, .buswidth =3D 32, + .qosbox =3D &qxm_camnoc_hf_qos, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_hf }, }; =20 +static struct qcom_icc_qosbox qxm_camnoc_icp_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xd000 }, + .prio =3D 5, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node qxm_camnoc_icp =3D { .name =3D "qxm_camnoc_icp", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &qxm_camnoc_icp_qos, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; =20 +static struct qcom_icc_qosbox qxm_camnoc_sf_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0x9000 }, + .prio =3D 3, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qxm_camnoc_sf =3D { .name =3D "qxm_camnoc_sf", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &qxm_camnoc_sf_qos, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_sf }, }; =20 +static struct qcom_icc_qosbox qxm_mdp0_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xc000 }, + .prio =3D 3, + .urg_fwd =3D 1, +}; + static struct qcom_icc_node qxm_mdp0 =3D { .name =3D "qxm_mdp0", .channels =3D 1, .buswidth =3D 32, + .qosbox =3D &qxm_mdp0_qos, .num_links =3D 1, .link_nodes =3D { &qns_mem_noc_hf }, }; @@ -616,19 +823,35 @@ static struct qcom_icc_node qnm_gemnoc =3D { &xs_qdss_stm }, }; =20 +static struct qcom_icc_qosbox qxm_pimem_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xd000 }, + .prio =3D 2, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node qxm_pimem =3D { .name =3D "qxm_pimem", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &qxm_pimem_qos, .num_links =3D 2, .link_nodes =3D { &qns_gemnoc_gc, &qxs_imem }, }; =20 +static struct qcom_icc_qosbox xm_gic_qos =3D { + .num_ports =3D 1, + .port_offsets =3D { 0xb000 }, + .prio =3D 3, + .urg_fwd =3D 0, +}; + static struct qcom_icc_node xm_gic =3D { .name =3D "xm_gic", .channels =3D 1, .buswidth =3D 8, + .qosbox =3D &xm_gic_qos, .num_links =3D 1, .link_nodes =3D { &qns_gemnoc_gc }, }; @@ -1388,11 +1611,21 @@ static struct qcom_icc_node * const aggre1_noc_node= s[] =3D { [SLAVE_SERVICE_A1NOC] =3D &srvc_aggre1_noc, }; =20 +static const struct regmap_config sm6350_aggre1_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x15080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc sm6350_aggre1_noc =3D { + .config =3D &sm6350_aggre1_noc_regmap_config, .nodes =3D aggre1_noc_nodes, .num_nodes =3D ARRAY_SIZE(aggre1_noc_nodes), .bcms =3D aggre1_noc_bcms, .num_bcms =3D ARRAY_SIZE(aggre1_noc_bcms), + .qos_requires_clocks =3D true, }; =20 static struct qcom_icc_bcm * const aggre2_noc_bcms[] =3D { @@ -1413,11 +1646,21 @@ static struct qcom_icc_node * const aggre2_noc_node= s[] =3D { [SLAVE_SERVICE_A2NOC] =3D &srvc_aggre2_noc, }; =20 +static const struct regmap_config sm6350_aggre2_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1f880, + .fast_io =3D true, +}; + static const struct qcom_icc_desc sm6350_aggre2_noc =3D { + .config =3D &sm6350_aggre2_noc_regmap_config, .nodes =3D aggre2_noc_nodes, .num_nodes =3D ARRAY_SIZE(aggre2_noc_nodes), .bcms =3D aggre2_noc_bcms, .num_bcms =3D ARRAY_SIZE(aggre2_noc_bcms), + .qos_requires_clocks =3D true, }; =20 static struct qcom_icc_bcm * const clk_virt_bcms[] =3D { @@ -1459,7 +1702,16 @@ static struct qcom_icc_node * const compute_noc_node= s[] =3D { [SLAVE_CDSP_GEM_NOC] =3D &qns_cdsp_gemnoc, }; =20 +static const struct regmap_config sm6350_compute_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1f880, + .fast_io =3D true, +}; + static const struct qcom_icc_desc sm6350_compute_noc =3D { + .config =3D &sm6350_compute_noc_regmap_config, .nodes =3D compute_noc_nodes, .num_nodes =3D ARRAY_SIZE(compute_noc_nodes), .bcms =3D compute_noc_bcms, @@ -1532,7 +1784,16 @@ static struct qcom_icc_node * const dc_noc_nodes[] = =3D { [SLAVE_LLCC_CFG] =3D &qhs_llcc, }; =20 +static const struct regmap_config sm6350_dc_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x3200, + .fast_io =3D true, +}; + static const struct qcom_icc_desc sm6350_dc_noc =3D { + .config =3D &sm6350_dc_noc_regmap_config, .nodes =3D dc_noc_nodes, .num_nodes =3D ARRAY_SIZE(dc_noc_nodes), }; @@ -1561,7 +1822,16 @@ static struct qcom_icc_node * const gem_noc_nodes[] = =3D { [SLAVE_SERVICE_GEM_NOC] =3D &srvc_gemnoc, }; =20 +static const struct regmap_config sm6350_gem_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x3e200, + .fast_io =3D true, +}; + static const struct qcom_icc_desc sm6350_gem_noc =3D { + .config =3D &sm6350_gem_noc_regmap_config, .nodes =3D gem_noc_nodes, .num_nodes =3D ARRAY_SIZE(gem_noc_nodes), .bcms =3D gem_noc_bcms, @@ -1588,7 +1858,16 @@ static struct qcom_icc_node * const mmss_noc_nodes[]= =3D { [SLAVE_SERVICE_MNOC] =3D &srvc_mnoc, }; =20 +static const struct regmap_config sm6350_mmss_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1c100, + .fast_io =3D true, +}; + static const struct qcom_icc_desc sm6350_mmss_noc =3D { + .config =3D &sm6350_mmss_noc_regmap_config, .nodes =3D mmss_noc_nodes, .num_nodes =3D ARRAY_SIZE(mmss_noc_nodes), .bcms =3D mmss_noc_bcms, @@ -1643,7 +1922,16 @@ static struct qcom_icc_node * const system_noc_nodes= [] =3D { [SLAVE_TCU] =3D &xs_sys_tcu_cfg, }; =20 +static const struct regmap_config sm6350_system_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x17080, + .fast_io =3D true, +}; + static const struct qcom_icc_desc sm6350_system_noc =3D { + .config =3D &sm6350_system_noc_regmap_config, .nodes =3D system_noc_nodes, .num_nodes =3D ARRAY_SIZE(system_noc_nodes), .bcms =3D system_noc_bcms, --=20 2.51.2 From nobody Mon Feb 9 16:31:52 2026 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EAF53309EEE for ; Fri, 14 Nov 2025 09:31:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112682; cv=none; b=QyD6Yk9t4IfnrnsOWZD9ktP17GzyVaM4zbVQl7eFOPPcDBX4fL5sC0cFahQnWq4tK/HXonzQbmCF30Weu9zW+fZG+OC5UN/meqcvd8q5GlFVrb8jXvXys0rFNKUIU4ECAmReJCvhNchnKVebnjgSBrXMm9iowjSmVwuvui+u7/E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763112682; c=relaxed/simple; bh=yqSzDl1RCaX1HaatAeY54OvImk7Uy4nbr08LYmEejV4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=i06HKYENz3k4T4/82E/cMywP1BZlGicOwUYsQJXhf/f/2uCd/0P6Cfd5l1B3SSCbFz3uT4QBNOXMCLRM8/DwA3NS27DOYrZ0uFEJOrUVR8YT82HFJd5o2C/MkaT+9vNZXke1COTksvGj6I/aIvXTpcf1ITbzrGcKlzDudBVf2Io= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=Z9LjKBF8; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="Z9LjKBF8" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-b736fca06ceso38840666b.1 for ; Fri, 14 Nov 2025 01:31:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1763112678; x=1763717478; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=NGrlm2KDEYQBkPU0sl6vfScVs7XruSklBsX2xoEpkVM=; b=Z9LjKBF8QIAttioZ4H5QqVr3Zg0mSkNjrgW7DFzeSyUmdiJQNhwmxCA26l3hwJFCPy 0weMZ7GoLBMoYFI/tDPSQ3nhVyp07IWhtwYlemQSnxaJ0bsBIcKITUXsxRW4kNxQzqtR A1ulJyFxd3Vc7xPVBoemqK3VAgnoxvLR50EvQOWgwHOKBAs7kHZ64VlS2kZE97HqA0NB SGdQXXPbEKHkKlTM0zS7xTTKumdZlHELH2rXiUyVqW5c6bqZ9fsCXX3WepYGxbIXXaPk DXGdKwi7zjI4AGxULNEVg7/4NsIFLYOsOS5sMZBt1vaQk/lkYy2aXmCCDu49lZ3kcFQZ BJGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763112678; x=1763717478; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=NGrlm2KDEYQBkPU0sl6vfScVs7XruSklBsX2xoEpkVM=; b=Q6lli3i7IFVQski+EqY0gVxHhfA7aiNjMJe/s0fjE10H5C5HFKd8QIGVfL4XxoU6hN gVdg4hmbdoV6293ML+g3ce2ZhqveY2m/4SmGpV5P1S4OEHXIffqiiJcx7lnwbzz+pzU0 sOEmjoJrJpXM5I4V0ohXb8yuplpXlQgzHd3PXkd/FVsmADr+n9FDL4dp6yadiYypsB9T 2hIp6qJfujqCjTnCBoCVkkSuYLI/+nwJA+mmCNFzZ9Ae5VQvGNFVxafrQryrkmQ64fZM YI+RHYaMos+OeBK43odaPa397ZB0wCNiUmgNA9sWHJtiUC6WBXm1V00osfLzlrSlp7Y8 IfTQ== X-Forwarded-Encrypted: i=1; AJvYcCVr+pMADLx9rqencNlCyXxT6P9wG2hyB+tyyy5mMDMIPANYykKGhvdj9cjGNgpGIRu24Zh+dfOJJ9sGHSc=@vger.kernel.org X-Gm-Message-State: AOJu0YxRvTru9K4Luhd16DE3uONL2eOrw8FSwCwVBbw8gZTgRTYIfy2k jc0FXrThyMppIBgxjIgO9CoWz/6XtzLXxBwbEvfSk9K1A+uVPR9O+w1Y98dRQyznpiE= X-Gm-Gg: ASbGncurEHLa+520XoszqgEk10K7UtXqW3OmIL+ixdL+tVaaA54CiHyzDRUjRd6STln mUtrJ5dmGojpme4bRe9//Wc1qBF+QBPQmbRsqxRt5OgfhL64PJgEySzjLuD1m3f3oPqLJBjmREQ ikx1TsYMcrrZlU5HmM3Ci/g89xQ1SFxBxbL587Ra7AFkm9XaJlFdVUuE+jxPUdtGEErVsLNykiC GUtLYPbxyoKQVCMCjZgE1f/xCNWPVGlw0axw+rOalKq04zQkbjprFaYTF2rmxcWzDXbmEI9YLqI 3cEBC6EGw1mjK07u2Tux8Ubja5Pnhra0ycEZCSY6Onn1QWD9bxzTS5v2aJFJq/D4RLX/bACDMJG RohzpLnaQh0eX4zAtBeN6s7Jlut9XNRwBfjXdWWUxIp4yTx82ksUhFiz5BWGj63DuhpIkWthxEt ggbv84NKUwcOEzCVTrH/ZLkC2/0Bm6aZvQcNfqZHKjnYTimIlbI2ikFbDLP+28qhwiB71NntE7a p7Ixhw9OH5rOY7mBSSlnaPG7RrqEczbWA== X-Google-Smtp-Source: AGHT+IHbspNfvp0BB+3bdchp4IaaSftVO6pWYPFt2UrlG+9T2k7g+b2H48RGzhLvNurmLynv9vS/gQ== X-Received: by 2002:a17:907:94d5:b0:b3f:f207:b748 with SMTP id a640c23a62f3a-b7367828a3amr228193566b.10.1763112678188; Fri, 14 Nov 2025 01:31:18 -0800 (PST) Received: from [192.168.101.179] (2001-1c04-0509-ec01-156d-fa6e-7f19-0b67.cable.dynamic.v6.ziggo.nl. [2001:1c04:509:ec01:156d:fa6e:7f19:b67]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b734fd80841sm352104366b.41.2025.11.14.01.31.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Nov 2025 01:31:17 -0800 (PST) From: Luca Weiss Date: Fri, 14 Nov 2025 10:31:13 +0100 Subject: [PATCH v2 5/5] arm64: dts: qcom: sm6350: Add clocks for aggre1 & aggre2 NoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251114-sm6350-icc-qos-v2-5-6af348cb9c69@fairphone.com> References: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> In-Reply-To: <20251114-sm6350-icc-qos-v2-0-6af348cb9c69@fairphone.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss , Konrad Dybcio , Dmitry Baryshkov X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763112672; l=1239; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=yqSzDl1RCaX1HaatAeY54OvImk7Uy4nbr08LYmEejV4=; b=W7BMtEgp86OWP9elRKZT2HdAsIQfo9CAk8g01x3SXHE/0H2boM9pmBZ725nJeP6VAilJKtApj ykB0iHKUnk5AYjrbO6ASakwvkyOqRfqLjk3NHLAxRm6WS3dDleMd7ch X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= As per updated bindings, add the clocks for those two interconnects, which are required to set up QoS correctly. Reviewed-by: Konrad Dybcio Reviewed-by: Dmitry Baryshkov Signed-off-by: Luca Weiss --- arch/arm64/boot/dts/qcom/sm6350.dtsi | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qco= m/sm6350.dtsi index 0c9dc596aa2b..c9a812bc256b 100644 --- a/arch/arm64/boot/dts/qcom/sm6350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi @@ -1117,6 +1117,7 @@ aggre1_noc: interconnect@16e0000 { reg =3D <0x0 0x016e0000 0x0 0x15080>; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>; }; =20 aggre2_noc: interconnect@1700000 { @@ -1124,6 +1125,8 @@ aggre2_noc: interconnect@1700000 { reg =3D <0x0 0x01700000 0x0 0x1f880>; #interconnect-cells =3D <2>; qcom,bcm-voters =3D <&apps_bcm_voter>; + clocks =3D <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>, + <&rpmhcc RPMH_IPA_CLK>; =20 compute_noc: interconnect-compute-noc { compatible =3D "qcom,sm6350-compute-noc"; --=20 2.51.2