From nobody Tue Feb 10 06:25:12 2026 Received: from mail-ed1-f43.google.com (mail-ed1-f43.google.com [209.85.208.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 205D4313557 for ; Fri, 14 Nov 2025 11:28:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763119711; cv=none; b=eqij1KwxhX+CMKCjGL/OzeCcFYbdAQhBHVHmBL4jOtc+InKcS5zRzjU8QWKYmIu56o/QmgxVCDUljUEfL6dsyXro38xzykMZw/kqmejtR5bXDw+3eaBki2Aa3VTX3yeskkSiO1el7PMfD+b9QyhDPIpPTWnQ1tkq1QxIGFLVdeQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763119711; c=relaxed/simple; bh=gBE90KsqO9udgNoh6l0H/vdAFeTWNHHho9oSVUGbcHc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Flk7dMXkP/+9lbZR9NK2G3L5tRI3/hggFUl7uy1+wC/hemPzTa2DbXMQ337Aq28oCkoqA3iy8puWjU6coDq/fLTHN6v8ZVRmxARfz5uMT+C6awCUVjGnLGoKYzRK4TipSn9lSNSDdiolwEEbx1Qw5vGm9rbZ/7Yf6EEbwxrwt+U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com; spf=pass smtp.mailfrom=fairphone.com; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b=vs+Pe7vH; arc=none smtp.client-ip=209.85.208.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=fairphone.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=fairphone.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=fairphone.com header.i=@fairphone.com header.b="vs+Pe7vH" Received: by mail-ed1-f43.google.com with SMTP id 4fb4d7f45d1cf-640b06fa959so3331198a12.3 for ; Fri, 14 Nov 2025 03:28:28 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=fairphone.com; s=fair; t=1763119707; x=1763724507; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=LPUQMKIKyKxDkLtmJMOUx+SilXCbirqpjhWROcwrmGE=; b=vs+Pe7vH0M9/x0UGBHmhBhh+FTUKSyqquLrPyz+sgOVVLXKLsZrF6ofG0VoCRjyBEQ pz+jDk9WCLefBWrqI/FdowZm6JUCA7jN9HS9d3YA58rCSvO5rb8TXCICAgK86pxBwnTU 5fSZSWmwSZFAS8VD/UZgVWOF7Pk/1ehDU0IAdIMaAddgpfTiA+fNypLRRsNfs31q/zPx 8sEfvd7qU+h+fw84KgH18h0W2mF/AM3C63tPKxudoKqYhZx2oC1A86s2xPRV9IxP+793 6XcCS5B5WJeP5jDPnRKr3aPvsu0mtjMfIaLJjEqzGWlW8gCXclHPEnGo2hSXndngZkon qWxA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763119707; x=1763724507; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=LPUQMKIKyKxDkLtmJMOUx+SilXCbirqpjhWROcwrmGE=; b=Rw5graG9rXuII6ryWG5ViYqRXGL40wH4ylZeX5PKMBBR2ssxErhoXloxbkrJh2jfsz DMseNLMsnBa1mtKNIVkHLeSGwfTAlidMQseFMZnBZIzqBy+4Ug1AOhRRZDrTc7Muh6o8 xRIqOjDHE1ghbZ1XHgXl0PLpaE66cJKKVotDSvNYZAL48feywBsQ1vp/uaBKYvV+3ouq Jfnskr+bPvTf+ukJ/TcJHzxtLfDZf3l8R3Fne99ZNXhGgF+vZwWlWWTM0cqkR8uwqMLO DLUErPwvxPQlJehtmaWliAyJTCYv90Rll40M3VnHm0YzoTPU+toNYx+Kx6rkLi+VIiD+ kjWQ== X-Forwarded-Encrypted: i=1; AJvYcCVSiYmVXktOSC1tyA0a66+VL3Ht5yjKC37dORw7tYhEiCj08xGRL347BPr2krHPHtk9dPt5YsOJEmpxqeE=@vger.kernel.org X-Gm-Message-State: AOJu0Yz5PK+FdUpDijGCtmp2g1N+dIB73P/kbZcl/9bbQ450G2V+E7v4 9LZ+5iqER+Gko7Or+RZwkYylb4EwFHu+DNh9++3i47eHZYGuM2zwI803tq0mpSf/TAdYm7fMeaA ae1OilIQ= X-Gm-Gg: ASbGncsipRDtCP9bs0NHLqnw+DFkjjspYpf6gb5YXky0I8CuoAtbOVw0Fw+dEkrxhi/ ZEjK13P3aTMPlc44TsSuZ6tnR+ipatkaQZcEERPzr/jeMlm447g7ulUdQC9DzOe6GJU0jI2RPxH 6w//cJvQipFSdC1Tg7ADsFfsW9yYagqnHJkpH9SRt8EJHJsD5PW1XCvYD2BwWPI8Cb2+jOPth3A cD8zPu10vVzzEhwcJg8xxfGQDhdYWJeyEQapXEXYVL5MWboOueiA73pVNaEszjk3PO9chBKJOFW BCTKHu/icMjNi9jfyPApgEEPJO5rb8G1EkFeW0WkV0O0tEm3stMXYpaTxtCu96zPmLzkas+7a4J ca4zQsboSwcBfovhrY72wfOv6j+PI1goIEj/ZdKBN6+FV8J/kzfQtPwxvg3OWV4qV5pr9PEZuwZ Vu10sBx1vi2RTxKT3uvEi1PdBWmogivo+P5ogYJawitcd6M9rj/pR8WxF2osZl6K8PoAtxGgeMX H0r8oz5gOAppvudZHI06GuK9dY/SXxl+g== X-Google-Smtp-Source: AGHT+IE/EVaUqt23NrvTc5V0byQdZaCOTc4rXLpeXcTxXLfRVGEB/MSyz6hoYU/euAVU4iGXT2hOFQ== X-Received: by 2002:a17:907:874a:b0:b73:6f8c:612a with SMTP id a640c23a62f3a-b736f8c6f46mr133980566b.11.1763119707351; Fri, 14 Nov 2025 03:28:27 -0800 (PST) Received: from [192.168.101.179] (2001-1c04-0509-ec01-156d-fa6e-7f19-0b67.cable.dynamic.v6.ziggo.nl. [2001:1c04:509:ec01:156d:fa6e:7f19:b67]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b734fedb91bsm366887766b.70.2025.11.14.03.28.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Nov 2025 03:28:27 -0800 (PST) From: Luca Weiss Date: Fri, 14 Nov 2025 12:15:26 +0100 Subject: [PATCH v2 3/3] arm64: dts: qcom: sm6350: Add CAMSS node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251114-sm6350-camss-v2-3-d1ff67da33b6@fairphone.com> References: <20251114-sm6350-camss-v2-0-d1ff67da33b6@fairphone.com> In-Reply-To: <20251114-sm6350-camss-v2-0-d1ff67da33b6@fairphone.com> To: Bryan O'Donoghue , Robert Foss , Todor Tomov , Vladimir Zapolskiy , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bryan O'Donoghue , Bjorn Andersson , Konrad Dybcio Cc: ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Luca Weiss X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1763119703; l=5442; i=luca.weiss@fairphone.com; s=20250611; h=from:subject:message-id; bh=gBE90KsqO9udgNoh6l0H/vdAFeTWNHHho9oSVUGbcHc=; b=AJ630KJiKHC1BSFLaowd3ets2Hsi//75qdZ8WAuOm/5ywvMWlmInbediTUrngihF4s4Baovbg WCieRm4Oc8YB0M2AfeiFzp7cbhD5TZi2dHTIP0g5zO4iJwPA3aMaiWH X-Developer-Key: i=luca.weiss@fairphone.com; a=ed25519; pk=O1aw+AAust5lEmgrNJ1Bs7PTY0fEsJm+mdkjExA69q8= Add a node for the CAMSS on the SM6350 SoC. Signed-off-by: Luca Weiss --- arch/arm64/boot/dts/qcom/sm6350.dtsi | 165 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 165 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qco= m/sm6350.dtsi index ca6f65e8e267..2784b4541771 100644 --- a/arch/arm64/boot/dts/qcom/sm6350.dtsi +++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi @@ -2123,6 +2123,171 @@ cci1_i2c0: i2c-bus@0 { /* SM6350 seems to have cci1_i2c1 on gpio2 & gpio3 but unused downstrea= m */ }; =20 + camss: isp@acb3000 { + compatible =3D "qcom,sm6350-camss"; + + reg =3D <0x0 0x0acb3000 0x0 0x1000>, + <0x0 0x0acba000 0x0 0x1000>, + <0x0 0x0acc1000 0x0 0x1000>, + <0x0 0x0acc8000 0x0 0x1000>, + <0x0 0x0ac65000 0x0 0x1000>, + <0x0 0x0ac66000 0x0 0x1000>, + <0x0 0x0ac67000 0x0 0x1000>, + <0x0 0x0ac68000 0x0 0x1000>, + <0x0 0x0acaf000 0x0 0x4000>, + <0x0 0x0acb6000 0x0 0x4000>, + <0x0 0x0acbd000 0x0 0x4000>, + <0x0 0x0acc4000 0x0 0x4000>; + reg-names =3D "csid0", + "csid1", + "csid2", + "csid_lite", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "vfe0", + "vfe1", + "vfe2", + "vfe_lite"; + + clocks =3D <&gcc GCC_CAMERA_AHB_CLK>, + <&gcc GCC_CAMERA_AXI_CLK>, + <&camcc CAMCC_SOC_AHB_CLK>, + <&camcc CAMCC_CAMNOC_AXI_CLK>, + <&camcc CAMCC_CORE_AHB_CLK>, + <&camcc CAMCC_CPAS_AHB_CLK>, + <&camcc CAMCC_CSIPHY0_CLK>, + <&camcc CAMCC_CSI0PHYTIMER_CLK>, + <&camcc CAMCC_CSIPHY1_CLK>, + <&camcc CAMCC_CSI1PHYTIMER_CLK>, + <&camcc CAMCC_CSIPHY2_CLK>, + <&camcc CAMCC_CSI2PHYTIMER_CLK>, + <&camcc CAMCC_CSIPHY3_CLK>, + <&camcc CAMCC_CSI3PHYTIMER_CLK>, + <&camcc CAMCC_SLOW_AHB_CLK_SRC>, + <&camcc CAMCC_IFE_0_AXI_CLK>, + <&camcc CAMCC_IFE_0_CLK>, + <&camcc CAMCC_IFE_0_CPHY_RX_CLK>, + <&camcc CAMCC_IFE_0_CSID_CLK>, + <&camcc CAMCC_IFE_1_AXI_CLK>, + <&camcc CAMCC_IFE_1_CLK>, + <&camcc CAMCC_IFE_1_CPHY_RX_CLK>, + <&camcc CAMCC_IFE_1_CSID_CLK>, + <&camcc CAMCC_IFE_2_AXI_CLK>, + <&camcc CAMCC_IFE_2_CLK>, + <&camcc CAMCC_IFE_2_CPHY_RX_CLK>, + <&camcc CAMCC_IFE_2_CSID_CLK>, + <&camcc CAMCC_IFE_LITE_CLK>, + <&camcc CAMCC_IFE_LITE_CPHY_RX_CLK>, + <&camcc CAMCC_IFE_LITE_CSID_CLK>; + clock-names =3D "cam_ahb_clk", + "cam_axi", + "soc_ahb", + "camnoc_axi", + "core_ahb", + "cpas_ahb", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "csiphy3", + "csiphy3_timer", + "slow_ahb_src", + "vfe0_axi", + "vfe0", + "vfe0_cphy_rx", + "vfe0_csid", + "vfe1_axi", + "vfe1", + "vfe1_cphy_rx", + "vfe1_csid", + "vfe2_axi", + "vfe2", + "vfe2_cphy_rx", + "vfe2_csid", + "vfe_lite", + "vfe_lite_cphy_rx", + "vfe_lite_csid"; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "csid0", + "csid1", + "csid2", + "csid_lite", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "vfe0", + "vfe1", + "vfe2", + "vfe_lite"; + + interconnects =3D <&gem_noc MASTER_AMPSS_M0 QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_CAMERA_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, + <&mmss_noc MASTER_CAMNOC_HF QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_EBI_CH0 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_CAMNOC_SF QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_EBI_CH0 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_CAMNOC_ICP QCOM_ICC_TAG_ALWAYS + &clk_virt SLAVE_EBI_CH0 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "ahb", + "hf_mnoc", + "sf_mnoc", + "sf_icp_mnoc"; + + iommus =3D <&apps_smmu 0x820 0xc0>, + <&apps_smmu 0x840 0x0>, + <&apps_smmu 0x860 0xc0>, + <&apps_smmu 0x880 0x0>; + + power-domains =3D <&camcc TITAN_TOP_GDSC>, + <&camcc IFE_0_GDSC>, + <&camcc IFE_1_GDSC>, + <&camcc IFE_2_GDSC>; + power-domain-names =3D "top", + "ife0", + "ife1", + "ife2"; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + }; + + port@1 { + reg =3D <1>; + }; + + port@2 { + reg =3D <2>; + }; + + port@3 { + reg =3D <3>; + }; + }; + }; + camcc: clock-controller@ad00000 { compatible =3D "qcom,sm6350-camcc"; reg =3D <0x0 0x0ad00000 0x0 0x16000>; --=20 2.51.2