From nobody Sun Dec 14 18:08:14 2025 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9855322C9A for ; Fri, 14 Nov 2025 14:17:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763129826; cv=none; b=f6BupSIxq7fyzEf4LzGCVRmtj2kLp4OS8NuN/RtRVAZ3sJzBzSnXoYPKljZ3eVUOExbjx+SILXRliqL/7isTq0so6jEouHE94ev11PGayYprLU3smJfWiVwj0qeGZWCXKXOx0zR/ZiwKNzLtEQMjl2m3SbxXdXYTNflp24bttis= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763129826; c=relaxed/simple; bh=vvDiIFEQdPmovAX4ucJVT5BHyDxpJSnywN/cD8nxJX8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=g8KzIsuWQR9HTH8XuiCXHgsQHMo9F3YUMEWIZJpdfGFynlig3WVAeeklxVj6OoFzWuKz1QfdblH2gg8w3g23JUHRcbBb6kAUianVteP0r/ruDzc7AOgI9c0lfYhawjrTWKwSZLD+47ux+5QcOOiwFsPBZpQqX7bds1MKUGdPW60= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=KGuILrEz; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="KGuILrEz" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-429ce7e79f8so1595864f8f.0 for ; Fri, 14 Nov 2025 06:17:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1763129823; x=1763734623; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=edjMCTWbD64BX5sKIzjpYwFWA+LGAzfeHzBim4j35lA=; b=KGuILrEzPa092jrCyPFMGK1Ku5DLBM0Ve+HFNZ3sGNARoP3augO2KoFuo4tnmFQ7B/ W1wy1F4UjiKfwU4qLLwu/66md83rEZFJxb8VA6h2BPw3fmZvFpl4erJ+92kbSPGnpbaR ydAsa+X4kOkyHpucfEtivt9xUCZknEXvjVe67aQ1ZNE9ZumE6nNbHbsAHrD0uxlzHVgW oy73vleYkb4/znUIubCRM3MxRO9MHRg+dmNLaGY4MRKPQ8ExinhAtxKEnuyz37HkhM/J 7aPUerXbxGydjaD+TM9QSpKFL8qIQzGH5X7PCXJoq85TVTjU4IqUg5diigzKMRyNoJoF n1IQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1763129823; x=1763734623; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=edjMCTWbD64BX5sKIzjpYwFWA+LGAzfeHzBim4j35lA=; b=Xm61mLAE06SqRTzON9mYSSJ3iatxb3kXVylc/Uwd4l/hmKDVfNfBlAiutVbvBl71ge g8xjYh7bSPHCsAFMj2G0ZweOe4wNHXH4mYi20AoaP6c4w6UpSvjmGR+OrRPirCZAF9SS xfHwdDs9B3eVHcGohftRCTn2N89ff3vfjFe42K+c41Sv4MjnI6OHNbJR8Ejb+xxRMvee n9nWEve4VUJIgruJdfA+lELmaZG/lgtjRfzLEi8X6V6WVsHniknXeygQpxIBDssIabJi ftwaB+5aMQ0alWPmb0OnamUlZguUWYu+BnmHAC+8rxMz/KI+Ss9sDTLLGtD2oqnvIY+F KPXQ== X-Forwarded-Encrypted: i=1; AJvYcCWYIxGsnW2QE4s+HQAfz9lk8OMyibVuq2sJaWIWjBZamAl8h/OtwWjCcp+16uGHvRvX7CbIHtjJxilGmMo=@vger.kernel.org X-Gm-Message-State: AOJu0Yw/SIi8Gd8PDtDzoannOYnb0yZSGag4nxWj7ak+N1RMht07dJqr sH6SOU6kO6zatIQCE1u1xyNtj0VsNVv1IbYY6wkDIDsKh4YxDZLw3zcAeKOe6i11yz0= X-Gm-Gg: ASbGncuBeQCOtJnjmN9D6hqe0k33C+Y4WojNQFHcaid9kOeXIlhr0pQTgoYqR45ZFD6 7hvqQdRZo4E76Ps/KSKSzsLfz1ntxkH5+nHfRKpHvMR1BQw60yim/MxhWiVG6yyNu8TPILjW0tP FFHwfJfcHm8Z1PX1EK4XZ+EjDFpi5rJkgAZT+QdzP0foizYimMOY5tVwjfN+qIChSrFSHqzP2rh JaCJcyc8ucBwLWCMSkzHSn6u2VHJa3fbvf3kdpEoNpUIl2bN0ff1ugIU/rfxqVzl8zwwbnDhnOE pdLShxNCbaSLmQxBOqTwAjCMPYk8M5CEFz0UO8O2UfTBImIxhgebMc1/f3Wp4/kIzfjbNmGwBEn 10ITthKNYBmmdFes4yb2Y1ywE2gYXS+LA58pIxIQsJdG9GSatW0qiXwEKxxMUQnk8kExR7GTfCl FCKltRbCdjST22CEOfxdiNwuGDTZhyIA== X-Google-Smtp-Source: AGHT+IHL7jYF6WGNufs+vkyuP/U+Oh47CgmLkTpkbSqQCZMz0n5GmB64VlJIPQWWhQES2TnYh0lzKg== X-Received: by 2002:a05:6000:1ace:b0:42b:3978:1587 with SMTP id ffacd0b85a97d-42b59381be5mr3622429f8f.36.1763129823112; Fri, 14 Nov 2025 06:17:03 -0800 (PST) Received: from gpeter-l.roam.corp.google.com ([145.224.65.83]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42b53f21948sm10150958f8f.43.2025.11.14.06.17.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Nov 2025 06:17:02 -0800 (PST) From: Peter Griffin Date: Fri, 14 Nov 2025 14:16:49 +0000 Subject: [PATCH v5 2/4] arm64: dts: exynos: gs101: add samsung,sysreg property to CMU nodes Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251114-automatic-clocks-v5-2-efb9202ffcd7@linaro.org> References: <20251114-automatic-clocks-v5-0-efb9202ffcd7@linaro.org> In-Reply-To: <20251114-automatic-clocks-v5-0-efb9202ffcd7@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alim Akhtar , =?utf-8?q?Andr=C3=A9_Draszik?= , Tudor Ambarus , Michael Turquette , Stephen Boyd , Sam Protsenko , Sylwester Nawrocki , Chanwoo Choi Cc: Will McVicker , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, kernel-team@android.com, Peter Griffin , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2743; i=peter.griffin@linaro.org; h=from:subject:message-id; bh=vvDiIFEQdPmovAX4ucJVT5BHyDxpJSnywN/cD8nxJX8=; b=owEBbQKS/ZANAwAKAc7ouNYCNHK6AcsmYgBpFznYdDgdArWryoZNC0/MrWhCS17nZdqxVoSZo s+gr5SKBWSJAjMEAAEKAB0WIQQO/I5vVXh1DVa1SfzO6LjWAjRyugUCaRc52AAKCRDO6LjWAjRy unTzEACJjrMTtBxf19XpqpgBtDyjz86m/+UVUDhvGd6wILF5z7VHYoMoTZlkroiPR0bxvPESYxu OzdQYB3YuizxqAdtoGu8EeDpccS/dtxrTq3c9FyaFmHcu23Y6W5cmdVBWhh8Ols6QxQDG24eXbX NmxJyPV38QVFWKjUgfHn1deA8n/th2NM7WPoe9T8EmJzVSehOI3Ej5trqlSIeNodZ4LKzat9ACg ulhJKbHa05oZ1E4A+Qp6h+6RsZ2wtU3c+4xz4QlYJbpRniJgy3j75DiqGw1g3CTOaK4a2cL1BM3 oe3z8pX/l5G6F7LpFrYDkuN8sWULDhzArwt/eGv0O4Q0A4AJL0pqYlDlzb2+9uPvzaT3hK9hxW1 qmLwGTV49uzv/f1qGJl+qp24mZXJ6TIDEkeziMF6PbOUXTg+3TP/RT3gdyhracN1TSSIkmK54jq ciepYZeeld+hRWrOukqUCEliBOs7TegJFOCQ8EFePRqX+v2xEQ9s+YcBn2rSes5VZ6jPDmi7PKC TqyKbWmVsqgrR+OqWpfSVAiMBURrB/Y67XnyCxasSdwscUscee8Idv2r0Ycovtvo5sscawSokUj SRlVHvq31ENpeC8yM3Ryz4nwCZAp4Gs/DtOfSgtFEbJIiLvNnI2jmsl1d2t2Qu66wdu/5yALgNK kNBZXqX+5cV4xGQ== X-Developer-Key: i=peter.griffin@linaro.org; a=openpgp; fpr=0EFC8E6F5578750D56B549FCCEE8B8D6023472BA With the exception of cmu_top, each CMU has a corresponding sysreg bank that contains the BUSCOMPONENT_DRCG_EN and optional MEMCLK registers. The BUSCOMPONENT_DRCG_EN register enables dynamic root clock gating of bus components and MEMCLK gates the sram clock. Now the clock driver supports automatic clock mode, provide the samsung,sysreg property so the driver can enable dynamic root clock gating of bus components and gate sram clock. Note without the property specified the driver simply falls back to previous behaviour of not configuring these registers so it is not an ABI break. Signed-off-by: Peter Griffin --- Changes in v4: - Update commit message (Peter) --- arch/arm64/boot/dts/exynos/google/gs101.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/google/gs101.dtsi b/arch/arm64/boot= /dts/exynos/google/gs101.dtsi index d06d1d05f36408137a8acd98e43d48ea7d4f4292..c39ca4c4508f046ca16ae86be42= 468c7245561b8 100644 --- a/arch/arm64/boot/dts/exynos/google/gs101.dtsi +++ b/arch/arm64/boot/dts/exynos/google/gs101.dtsi @@ -578,6 +578,7 @@ cmu_misc: clock-controller@10010000 { clocks =3D <&cmu_top CLK_DOUT_CMU_MISC_BUS>, <&cmu_top CLK_DOUT_CMU_MISC_SSS>; clock-names =3D "bus", "sss"; + samsung,sysreg =3D <&sysreg_misc>; }; =20 sysreg_misc: syscon@10030000 { @@ -662,6 +663,7 @@ cmu_peric0: clock-controller@10800000 { <&cmu_top CLK_DOUT_CMU_PERIC0_BUS>, <&cmu_top CLK_DOUT_CMU_PERIC0_IP>; clock-names =3D "oscclk", "bus", "ip"; + samsung,sysreg =3D <&sysreg_peric0>; }; =20 sysreg_peric0: syscon@10820000 { @@ -1208,6 +1210,7 @@ cmu_peric1: clock-controller@10c00000 { <&cmu_top CLK_DOUT_CMU_PERIC1_BUS>, <&cmu_top CLK_DOUT_CMU_PERIC1_IP>; clock-names =3D "oscclk", "bus", "ip"; + samsung,sysreg =3D <&sysreg_peric1>; }; =20 sysreg_peric1: syscon@10c20000 { @@ -1566,6 +1569,7 @@ cmu_hsi0: clock-controller@11000000 { <&cmu_top CLK_DOUT_CMU_HSI0_USBDPDBG>; clock-names =3D "oscclk", "bus", "dpgtc", "usb31drd", "usbdpdbg"; + samsung,sysreg =3D <&sysreg_hsi0>; }; =20 sysreg_hsi0: syscon@11020000 { @@ -1637,6 +1641,7 @@ cmu_hsi2: clock-controller@14400000 { <&cmu_top CLK_DOUT_CMU_HSI2_UFS_EMBD>, <&cmu_top CLK_DOUT_CMU_HSI2_MMC_CARD>; clock-names =3D "oscclk", "bus", "pcie", "ufs", "mmc"; + samsung,sysreg =3D <&sysreg_hsi2>; }; =20 sysreg_hsi2: syscon@14420000 { @@ -1697,6 +1702,7 @@ cmu_apm: clock-controller@17400000 { =20 clocks =3D <&ext_24_5m>; clock-names =3D "oscclk"; + samsung,sysreg =3D <&sysreg_apm>; }; =20 sysreg_apm: syscon@17420000 { --=20 2.52.0.rc1.455.g30608eb744-goog