From nobody Sun Feb 8 14:41:50 2026 Received: from rtits2.realtek.com.tw (rtits2.realtek.com [211.75.126.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 627527081A; Thu, 13 Nov 2025 12:33:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.75.126.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763037195; cv=none; b=Wv2EXOjszcqPjgfdXPiGO2W/VrIewVOk3+h1ZGwMzBlNUijdbZxTVEc34xwIuZh0MW6pYvRcbc9Z1/Y2IQUpyoaKumX3HLybZkUb5Hn7VTJbsRJNWdQlijIyrY8OJEHZLZP0ECV/qKBBRjJC/jPVPJIB3JF8EdOeRjD1bRBZRsc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763037195; c=relaxed/simple; bh=Va5mGAnhq8RsBTMwNeIZjGBOL6+ZOLD9YAfGqDxmcG8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=FbCakW26IbshjRImKl2Wkp0rHg/W4v7+jV9mWuE4umodzsvQdU2eAzU606BwMxXx1FmFexfVcLJXOoTILyz5svF0UJ+0GfVCBelNqX72lLDyJnAMlNifIvURAR+glOnu2u4kmn/nYSwEPkwChhXrptogYkkGdDhkUqdpbwlL20E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=realtek.com; spf=pass smtp.mailfrom=realtek.com; dkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com header.b=CPx2Qlpj; arc=none smtp.client-ip=211.75.126.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=realtek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=realtek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com header.b="CPx2Qlpj" X-SpamFilter-By: ArmorX SpamTrap 5.80 with qID 5ADCUAw943591310, This message is accepted by code: ctloc85258 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=realtek.com; s=dkim; t=1763037010; bh=Zy5apByidqVRyU1EIe9uThrEnboWXIyQcCq8pfihxpA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Transfer-Encoding:Content-Type; b=CPx2QlpjGF+vgI8ej3jv7Pjz00IQVQe4v/9O9Eh96t1T80m1/hP6gwSNnoj2aMXp+ BRhWyRf7BqHkfdD+kfqye9EGwF3J1lDARGs9LFt22Gftr2CDXOJXSo1h4VLOfPyzx3 5XGWqh0RDIlUEBJzi8p180C8zaXRCdDqU1ThOPd+4Xwfm1dSd6KqQzp+5HGoCupK+F YmG1EThtXoLtcJmXSryi0YEw5H0VZDPpGnX5l4paImqxX1IHEChPKLlymBaEkyq0np cxo16bs5Nb/m3wD79cwWsh2oPZgm5JDmSwdOe2FqdhKeqSc9leMUeP0FzpL7oCUHcx 6oy4hyyDbTMZw== Received: from mail.realtek.com (rtkexhmbs03.realtek.com.tw[10.21.1.53]) by rtits2.realtek.com.tw (8.15.2/3.21/5.94) with ESMTPS id 5ADCUAw943591310 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Thu, 13 Nov 2025 20:30:10 +0800 Received: from RTKEXHMBS05.realtek.com.tw (10.21.1.55) by RTKEXHMBS03.realtek.com.tw (10.21.1.53) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.27; Thu, 13 Nov 2025 20:30:10 +0800 Received: from RTKEXHMBS03.realtek.com.tw (10.21.1.53) by RTKEXHMBS05.realtek.com.tw (10.21.1.55) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.27; Thu, 13 Nov 2025 20:30:10 +0800 Received: from cn1dhc-k02 (172.21.252.101) by RTKEXHMBS03.realtek.com.tw (10.21.1.53) with Microsoft SMTP Server id 15.2.1544.27 via Frontend Transport; Thu, 13 Nov 2025 20:30:10 +0800 From: Yu-Chun Lin To: , , , , , CC: , , , , , , Subject: [PATCH v2 1/3] dt-bindings: arm: realtek: Add Kent Soc family compatibles Date: Thu, 13 Nov 2025 20:30:07 +0800 Message-ID: <20251113123009.26568-2-eleanor.lin@realtek.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20251113123009.26568-1-eleanor.lin@realtek.com> References: <20251113123009.26568-1-eleanor.lin@realtek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Define compatible strings for Realtek RTD1501s, RTD1861b and RTD1920s. Additionally, convert legacy DTS-style comments to YAML description properties, following the pattern from the ARM bindings conversion series [1]. [1] https://lore.kernel.org/lkml/20200622125527.24207-2-afaerber@suse.de/ Signed-off-by: Yu-Chun Lin Acked-by: Conor Dooley --- .../devicetree/bindings/arm/realtek.yaml | 42 +++++++++++++------ 1 file changed, 30 insertions(+), 12 deletions(-) diff --git a/Documentation/devicetree/bindings/arm/realtek.yaml b/Documenta= tion/devicetree/bindings/arm/realtek.yaml index ddd9a85099e9..be529490640c 100644 --- a/Documentation/devicetree/bindings/arm/realtek.yaml +++ b/Documentation/devicetree/bindings/arm/realtek.yaml @@ -14,21 +14,21 @@ properties: const: '/' compatible: oneOf: - # RTD1195 SoC based boards - - items: + - description: RTD1195 SoC based boards + items: - enum: - mele,x1000 # MeLE X1000 - realtek,horseradish # Realtek Horseradish EVB - const: realtek,rtd1195 =20 - # RTD1293 SoC based boards - - items: + - description: RTD1293 SoC based boards + items: - enum: - synology,ds418j # Synology DiskStation DS418j - const: realtek,rtd1293 =20 - # RTD1295 SoC based boards - - items: + - description: RTD1295 SoC based boards + items: - enum: - mele,v9 # MeLE V9 - probox2,ava # ProBox2 AVA @@ -36,25 +36,43 @@ properties: - zidoo,x9s # Zidoo X9S - const: realtek,rtd1295 =20 - # RTD1296 SoC based boards - - items: + - description: RTD1296 SoC based boards + items: - enum: - synology,ds418 # Synology DiskStation DS418 - const: realtek,rtd1296 =20 - # RTD1395 SoC based boards - - items: + - description: RTD1395 SoC based boards + items: - enum: - bananapi,bpi-m4 # Banana Pi BPI-M4 - realtek,lion-skin # Realtek Lion Skin EVB - const: realtek,rtd1395 =20 - # RTD1619 SoC based boards - - items: + - description: RTD1501s SoC based boards + items: + - enum: + - realtek,phantom # Realtek Phantom EVB (8GB) + - const: realtek,rtd1501s + + - description: RTD1619 SoC based boards + items: - enum: - realtek,mjolnir # Realtek Mjolnir EVB - const: realtek,rtd1619 =20 + - description: RTD1861b SoC based boards + items: + - enum: + - realtek,krypton # Realtek Krypton EVB (8GB) + - const: realtek,rtd1861b + + - description: RTD1920s SoC based boards + items: + - enum: + - realtek,smallville # Realtek Smallville EVB (4GB) + - const: realtek,rtd1920s + additionalProperties: true =20 ... --=20 2.34.1 From nobody Sun Feb 8 14:41:50 2026 Received: from rtits2.realtek.com.tw (rtits2.realtek.com [211.75.126.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6271635979; Thu, 13 Nov 2025 12:33:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.75.126.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763037195; cv=none; b=lVUMxA0wbcQN2KTDpvyZaF8Rv9PHtjPHXn2JoADjS2LW1yKj1qIzJ/yQ2fXEHAsr9w5Qn4L0zKKAhBV6lNfH368NwaAVz2aM0PDfYYuQ6RUd6koCL9h8NCKM6MpeXBbFl23w6i3/g3foJY0lMgndz6SsrmbUiP5s+iR1Kt12nGw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763037195; c=relaxed/simple; bh=k8oj2NRsa3Gg0TPGmJHmLNMnEXpYruViflwDEMkLHDw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=vBHtlsIWJxVBz8RokfdiBQBhI3G5QskwS1pvh2niBUb00LkYfd7prCOttHRp5+IFVUzCBZPko13Zujms+PtoAUT0USgD1O6A1gXmOncniyiUHhtaS6gxTjo5P2f5Kunp77FyPNrJDu86k17nLGIS0cesF0qcMhwis9RkNrg8G8A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=realtek.com; spf=pass smtp.mailfrom=realtek.com; dkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com header.b=lQFE+ko9; arc=none smtp.client-ip=211.75.126.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=realtek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=realtek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com header.b="lQFE+ko9" X-SpamFilter-By: ArmorX SpamTrap 5.80 with qID 5ADCUALZ03591312, This message is accepted by code: ctloc85258 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=realtek.com; s=dkim; t=1763037010; bh=AYAit9wpd1qdDJLaAzEIICqIfVUgl1o6lvxXggMuD/I=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Transfer-Encoding:Content-Type; b=lQFE+ko9mVOj55EeQ+eu7nQXcqmPtZsrytG0otXYV54GoJnG/VzWM2ctJVO3uXqPH B9DtJxL8fQT4sEq3LW3+yvX9SFDt/P+pcM/H7lwobs6loBZ00CIbnuCF2zTZBpGbXW M2aR1e6tqoZkChak25FgcrziwaabHoAEI0FvdgNQUH7OPnpvLL27QbHKT/PXTUEMaL ckGx1Mexil3o+j4p8jFophL8yMeLPUrwCAVXhGgC8IzmjYUghZPT/A92FJYbsGFNjy mM9bRAWQ7Ojz9cGSKgCdzDceSBsXr53DLtQoUdPSxcgqg1z2jDALEXLJMGEgAJziIE 5yoKx3tFeDFJA== Received: from mail.realtek.com (rtkexhmbs03.realtek.com.tw[10.21.1.53]) by rtits2.realtek.com.tw (8.15.2/3.21/5.94) with ESMTPS id 5ADCUALZ03591312 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Thu, 13 Nov 2025 20:30:10 +0800 Received: from RTKEXHMBS03.realtek.com.tw (10.21.1.53) by RTKEXHMBS03.realtek.com.tw (10.21.1.53) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.27; Thu, 13 Nov 2025 20:30:10 +0800 Received: from cn1dhc-k02 (172.21.252.101) by RTKEXHMBS03.realtek.com.tw (10.21.1.53) with Microsoft SMTP Server id 15.2.1544.27 via Frontend Transport; Thu, 13 Nov 2025 20:30:10 +0800 From: Yu-Chun Lin To: , , , , , CC: , , , , , , Subject: [PATCH v2 2/3] dt-bindings: mfd: Add Realtek MISC system controller Date: Thu, 13 Nov 2025 20:30:08 +0800 Message-ID: <20251113123009.26568-3-eleanor.lin@realtek.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20251113123009.26568-1-eleanor.lin@realtek.com> References: <20251113123009.26568-1-eleanor.lin@realtek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add DT binding schema for Realtek system controller. Signed-off-by: Yu-Chun Lin --- .../devicetree/bindings/mfd/realtek,misc.yaml | 72 +++++++++++++++++++ 1 file changed, 72 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/realtek,misc.yaml diff --git a/Documentation/devicetree/bindings/mfd/realtek,misc.yaml b/Docu= mentation/devicetree/bindings/mfd/realtek,misc.yaml new file mode 100644 index 000000000000..4f4a9ae250be --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/realtek,misc.yaml @@ -0,0 +1,72 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/realtek,misc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Realtek MISC System Controller + +description: + The Realtek MISC System Controller is a register area that contains + miscellaneous system registers for the SoC and serves as a parent node + for other functions. + +maintainers: + - James Tai + - Yu-Chun Lin + +properties: + compatible: + items: + - enum: + - realtek,misc + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + ranges: + maxItems: 1 + + '#address-cells': + const: 1 + + '#size-cells': + const: 1 + +patternProperties: + "^serial@[0-9a-f]+$": + type: object + description: UART controllers inside MISC area + +required: + - compatible + - reg + - ranges + - '#address-cells' + - '#size-cells' + +additionalProperties: false + +examples: + - | + #include + + syscon@7000 { + compatible =3D "realtek,misc", "syscon", "simple-mfd"; + reg =3D <0x7000 0x1000>; + ranges =3D <0x0 0x7000 0x1000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + uart0: serial@800 { + compatible =3D "snps,dw-apb-uart"; + reg =3D <0x800 0x100>; + clock-frequency =3D <432000000>; + interrupts =3D ; + reg-io-width =3D <4>; + reg-shift =3D <2>; + status =3D "disabled"; + }; + }; --=20 2.34.1 From nobody Sun Feb 8 14:41:50 2026 Received: from rtits2.realtek.com.tw (rtits2.realtek.com [211.75.126.72]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 627DC86352; Thu, 13 Nov 2025 12:33:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=211.75.126.72 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763037195; cv=none; b=JvIYfsRTj87HhuhWw6rDqRUXV1KfcOucznrs2zjM5lLS2VieX3xSbR26MIWBhbbt8U818x0yxyvX8uJDtgaYP1xo7slRoddFDcv55j3OJ4znYqYteMINLeemC/thIsdL2y+KEiXMSC6gvLbZyh3vnU53zyYPxIo06oKcIHTgYWY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1763037195; c=relaxed/simple; bh=GBsqL6UVb0UxXnQffEhYz5VSrtecQt83aDI2hrRb+iI=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=k6gEjGAOK2KNrb7qYt+sSrUMnmyoY8k6/GxEmdccf5lZB6q3/SAFtfoIb0iu27XRf5gEHbJnASRrU0F1J+UMsyVYA+qJFYDVZ/w0V5BYVNLubpBicXAP1jCA7m5RGsBX+V3FqjKPtYNVDfXkHGBqwNoaE2mV+fAdI747bO+flqU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=realtek.com; spf=pass smtp.mailfrom=realtek.com; dkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com header.b=ChU+DoDL; arc=none smtp.client-ip=211.75.126.72 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=realtek.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=realtek.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=realtek.com header.i=@realtek.com header.b="ChU+DoDL" X-SpamFilter-By: ArmorX SpamTrap 5.80 with qID 5ADCUAEK03591314, This message is accepted by code: ctloc85258 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=realtek.com; s=dkim; t=1763037010; bh=g3mVldQTeP3kDlUa3dFGpE3f9Xdo9n+YNlFLDftc4Iw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Transfer-Encoding:Content-Type; b=ChU+DoDL0MBedbSBLOlb5hsvP7ROHzG6lGy1jEX9qt0RLrWckRclvDIA3OdBzugVx HRUOOTujLMOLTIutY82czzJzC9QFT0k3geY1s+4JzbZAyoM11crGyrrvspaZ1YA1cA HIYPImttFXNxabFJMMJe2r333H4A9fhBhw+k+CviwQqBupDZOiU5WHsBHWCqEE8uCg 1nXLUIBQIahjwEnA5dF+M3PtN0uzWfGPJ1OoSWtXxc2r+ct8YrUZuJIcuBghZDNveB AnJctAsi8Zh+LbbboBxP5fM8C1qe/q3E5daq8Xi2Yyq6gmzFGXSAvBVGq1K1OCnR/i 52igwk+/5kJvg== Received: from mail.realtek.com (rtkexhmbs03.realtek.com.tw[10.21.1.53]) by rtits2.realtek.com.tw (8.15.2/3.21/5.94) with ESMTPS id 5ADCUAEK03591314 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Thu, 13 Nov 2025 20:30:10 +0800 Received: from RTKEXHMBS03.realtek.com.tw (10.21.1.53) by RTKEXHMBS03.realtek.com.tw (10.21.1.53) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.27; Thu, 13 Nov 2025 20:30:10 +0800 Received: from cn1dhc-k02 (172.21.252.101) by RTKEXHMBS03.realtek.com.tw (10.21.1.53) with Microsoft SMTP Server id 15.2.1544.27 via Frontend Transport; Thu, 13 Nov 2025 20:30:10 +0800 From: Yu-Chun Lin To: , , , , , CC: , , , , , , Subject: [PATCH v2 3/3] arm64: dts: realtek: Add Kent SoC and EVB device trees Date: Thu, 13 Nov 2025 20:30:09 +0800 Message-ID: <20251113123009.26568-4-eleanor.lin@realtek.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20251113123009.26568-1-eleanor.lin@realtek.com> References: <20251113123009.26568-1-eleanor.lin@realtek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add Device Tree hierarchy for Realtek Kent SoC family: - kent.dtsi: base SoC layer - rtd.dtsi: SoC variant layer - rtd-.dtsi: board layer - rtd--.dts: board configuration layer Include RTD1501s Phantom EVB (8GB), RTD1861B Krypton EVB (8GB), and RTD1920s Smallville EVB (4GB). Signed-off-by: Yu-Chun Lin --- arch/arm64/boot/dts/realtek/Makefile | 7 +- arch/arm64/boot/dts/realtek/kent.dtsi | 174 ++++++++++++++++++ arch/arm64/boot/dts/realtek/rtd1501.dtsi | 13 ++ .../boot/dts/realtek/rtd1501s-phantom-8gb.dts | 25 +++ .../boot/dts/realtek/rtd1501s-phantom.dtsi | 119 ++++++++++++ arch/arm64/boot/dts/realtek/rtd1861.dtsi | 13 ++ .../boot/dts/realtek/rtd1861b-krypton-8gb.dts | 25 +++ .../boot/dts/realtek/rtd1861b-krypton.dtsi | 73 ++++++++ arch/arm64/boot/dts/realtek/rtd1920.dtsi | 13 ++ .../dts/realtek/rtd1920s-smallville-4gb.dts | 23 +++ .../boot/dts/realtek/rtd1920s-smallville.dtsi | 129 +++++++++++++ 11 files changed, 610 insertions(+), 4 deletions(-) create mode 100644 arch/arm64/boot/dts/realtek/kent.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1501.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1501s-phantom-8gb.dts create mode 100644 arch/arm64/boot/dts/realtek/rtd1501s-phantom.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1861.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1861b-krypton-8gb.dts create mode 100644 arch/arm64/boot/dts/realtek/rtd1861b-krypton.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1920.dtsi create mode 100644 arch/arm64/boot/dts/realtek/rtd1920s-smallville-4gb.dts create mode 100644 arch/arm64/boot/dts/realtek/rtd1920s-smallville.dtsi diff --git a/arch/arm64/boot/dts/realtek/Makefile b/arch/arm64/boot/dts/rea= ltek/Makefile index ef8d8fcbaa05..8a8e143182b9 100644 --- a/arch/arm64/boot/dts/realtek/Makefile +++ b/arch/arm64/boot/dts/realtek/Makefile @@ -1,15 +1,14 @@ # SPDX-License-Identifier: GPL-2.0-only =20 dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1293-ds418j.dtb - dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1295-mele-v9.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1295-probox2-ava.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1295-xnano-x5.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1295-zidoo-x9s.dtb - dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1296-ds418.dtb - dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1395-bpi-m4.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1395-lionskin.dtb - +dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1501s-phantom-8gb.dtb dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1619-mjolnir.dtb +dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1861b-krypton-8gb.dtb +dtb-$(CONFIG_ARCH_REALTEK) +=3D rtd1920s-smallville-4gb.dtb + diff --git a/arch/arm64/boot/dts/realtek/kent.dtsi b/arch/arm64/boot/dts/re= altek/kent.dtsi new file mode 100644 index 000000000000..8d1b082c6ec8 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/kent.dtsi @@ -0,0 +1,174 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek Kent SoC family + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +#include +#include + +/ { + interrupt-parent =3D <&gic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + aliases { + serial0 =3D &uart0; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + , + ; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78"; + reg =3D <0x0>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_0>; + dynamic-power-coefficient =3D <454>; + #cooling-cells =3D <2>; + + l2_0: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-size =3D <0x40000>; + cache-unified; + next-level-cache =3D <&l3>; + }; + }; + + cpu1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78"; + reg =3D <0x100>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_1>; + dynamic-power-coefficient =3D <454>; + #cooling-cells =3D <2>; + + l2_1: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-size =3D <0x40000>; + cache-unified; + next-level-cache =3D <&l3>; + }; + }; + + cpu2: cpu@200 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78"; + reg =3D <0x200>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_2>; + dynamic-power-coefficient =3D <454>; + #cooling-cells =3D <2>; + + l2_2: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-size =3D <0x40000>; + cache-unified; + next-level-cache =3D <&l3>; + }; + }; + + cpu3: cpu@300 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a78"; + reg =3D <0x300>; + enable-method =3D "psci"; + next-level-cache =3D <&l2_3>; + dynamic-power-coefficient =3D <454>; + #cooling-cells =3D <2>; + + l2_3: l2-cache { + compatible =3D "cache"; + cache-level =3D <2>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + cache-size =3D <0x40000>; + cache-unified; + next-level-cache =3D <&l3>; + }; + }; + + l3: l3-cache { + compatible =3D "cache"; + cache-level =3D <3>; + cache-line-size =3D <64>; + cache-sets =3D <512>; + cache-size =3D <0x200000>; + cache-unified; + }; + }; + + psci: psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + soc@0 { + compatible =3D "simple-bus"; + ranges =3D <0x0 0x0 0x0 0x40000>, /* boot code */ + <0x98000000 0x0 0x98000000 0xef0000>, /* rbus */ + <0xa0000000 0x0 0xa0000000 0x10000000>, /* PCIE */ + <0xff000000 0x0 0xff000000 0x200000>; /* GIC */ + #address-cells =3D <1>; + #size-cells =3D <1>; + + rbus: bus@98000000 { + compatible =3D "simple-bus"; + ranges =3D <0x0 0x98000000 0xef0000>, + <0xa0000000 0xa0000000 0x10000000>; /* PCIE */ + #address-cells =3D <1>; + #size-cells =3D <1>; + + iso: syscon@7000 { + compatible =3D "realtek,misc", "syscon", "simple-mfd"; + reg =3D <0x7000 0x1000>; + ranges =3D <0x0 0x7000 0x1000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + uart0: serial@800 { + compatible =3D "snps,dw-apb-uart"; + reg =3D <0x800 0x100>; + clock-frequency =3D <432000000>; + interrupts =3D ; + reg-io-width =3D <4>; + reg-shift =3D <2>; + status =3D "disabled"; + }; + }; + }; + + gic: interrupt-controller@ff100000 { + compatible =3D "arm,gic-v3"; + reg =3D <0xff100000 0x10000>, + <0xff140000 0x80000>; + interrupt-controller; + interrupts =3D ; + #address-cells =3D <1>; + #interrupt-cells =3D <3>; + #size-cells =3D <1>; + }; + }; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1501.dtsi b/arch/arm64/boot/dts= /realtek/rtd1501.dtsi new file mode 100644 index 000000000000..1df5d9843505 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1501.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1501 SoC + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +#include "kent.dtsi" + +&uart0 { + status =3D "okay"; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1501s-phantom-8gb.dts b/arch/ar= m64/boot/dts/realtek/rtd1501s-phantom-8gb.dts new file mode 100644 index 000000000000..c708a713fc4d --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1501s-phantom-8gb.dts @@ -0,0 +1,25 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1501S Phantom EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include "rtd1501s-phantom.dtsi" + +/ { + compatible =3D "realtek,phantom", "realtek,rtd1501s"; + model =3D "Realtek Phantom EVB Chromium (8GB)"; + + memory@40000 { + device_type =3D "memory"; + reg =3D <0x0 0x50000 0x0 0x7ffb0000>, + <0x0 0x8a100000 0x0 0xdef0000>, + <0x0 0x98700000 0x0 0x7900000>, + <0x0 0xa0600000 0x0 0x5ea00000>, + <0x1 0x0 0x0 0xa0000000>, + <0x1 0xa0600000 0x0 0x5fa00000>; + }; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1501s-phantom.dtsi b/arch/arm64= /boot/dts/realtek/rtd1501s-phantom.dtsi new file mode 100644 index 000000000000..a3639bd6a75b --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1501s-phantom.dtsi @@ -0,0 +1,119 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1501S Phantom EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include +#include "rtd1501.dtsi" + +/ { + chosen { + bootargs =3D "earlycon=3Duart8250,mmio32,0x98007800"; + stdout-path =3D "serial0:460800n8"; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + linux,cma { + compatible =3D "shared-dma-pool"; + alignment =3D <0x0 0x400000>; + alloc-ranges =3D <0x0 0x0 0x0 0x20000000>; + size =3D <0x0 0x2000000>; + reusable; + linux,cma-default; + }; + }; + + cpu_opps: opp-table-cpu { + compatible =3D "operating-points-v2"; + opp-shared; + + opp800: opp-800000000 { + opp-hz =3D /bits/ 64 <800000000>; + opp-microvolt =3D <830000 830000 1100000>; + }; + + opp900: opp-900000000 { + opp-hz =3D /bits/ 64 <900000000>; + opp-microvolt =3D <850000 850000 1100000>; + }; + + opp1000: opp-1000000000 { + opp-hz =3D /bits/ 64 <1000000000>; + opp-microvolt =3D <870000 870000 1100000>; + }; + + opp1100: opp-1100000000 { + opp-hz =3D /bits/ 64 <1100000000>; + opp-microvolt =3D <890000 890000 1100000>; + }; + + opp1200: opp-1200000000 { + opp-hz =3D /bits/ 64 <1200000000>; + opp-microvolt =3D <910000 910000 1100000>; + }; + + opp1300: opp-1300000000 { + opp-hz =3D /bits/ 64 <1300000000>; + opp-microvolt =3D <930000 930000 1100000>; + }; + + opp1400: opp-1400000000 { + opp-hz =3D /bits/ 64 <1400000000>; + opp-microvolt =3D <950000 950000 1100000>; + }; + + opp1500: opp-1500000000 { + opp-hz =3D /bits/ 64 <1500000000>; + opp-microvolt =3D <970000 970000 1100000>; + }; + + opp1600: opp-1600000000 { + opp-hz =3D /bits/ 64 <1600000000>; + opp-microvolt =3D <990000 990000 1100000>; + opp-suspend; + }; + + opp1700: opp-1700000000 { + opp-hz =3D /bits/ 64 <1700000000>; + opp-microvolt =3D <1010000 1010000 1100000>; + }; + + opp1800: opp-1800000000 { + opp-hz =3D /bits/ 64 <1800000000>; + opp-microvolt =3D <1030000 1030000 1100000>; + }; + + opp1900: opp-1900000000 { + opp-hz =3D /bits/ 64 <1900000000>; + opp-microvolt =3D <1050000 1050000 1100000>; + }; + }; +}; + +&cpu0 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu1 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu2 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu3 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1861.dtsi b/arch/arm64/boot/dts= /realtek/rtd1861.dtsi new file mode 100644 index 000000000000..e9b1b85c7a63 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1861.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1861 SoC + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +#include "kent.dtsi" + +&uart0 { + status =3D "okay"; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1861b-krypton-8gb.dts b/arch/ar= m64/boot/dts/realtek/rtd1861b-krypton-8gb.dts new file mode 100644 index 000000000000..38feec66d4e9 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1861b-krypton-8gb.dts @@ -0,0 +1,25 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1861B Krypton EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include "rtd1861b-krypton.dtsi" + +/ { + compatible =3D "realtek,krypton", "realtek,rtd1861b"; + model =3D "Realtek Krypton EVB (8GB)"; + + memory@40000 { + device_type =3D "memory"; + reg =3D <0x0 0x50000 0x0 0x7ffb0000>, + <0x0 0x8a100000 0x0 0xdef0000>, + <0x0 0x98700000 0x0 0x7900000>, + <0x0 0xa0600000 0x0 0x5ea00000>, + <0x1 0x0 0x0 0xa0000000>, + <0x1 0xa0600000 0x0 0x5fa00000>; + }; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1861b-krypton.dtsi b/arch/arm64= /boot/dts/realtek/rtd1861b-krypton.dtsi new file mode 100644 index 000000000000..3773284ce95b --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1861b-krypton.dtsi @@ -0,0 +1,73 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1861B Krypton EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include "rtd1861.dtsi" + +/ { + chosen { + bootargs =3D "earlycon=3Duart8250,mmio32,0x98007800"; + stdout-path =3D "serial0:460800n8"; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + linux,cma { + compatible =3D "shared-dma-pool"; + alignment =3D <0x0 0x400000>; + alloc-ranges =3D <0x0 0x0 0x0 0x20000000>; + size =3D <0x0 0x2000000>; + reusable; + linux,cma-default; + }; + }; + + cpu_opps: opp-table-cpu { + compatible =3D "operating-points-v2"; + opp-shared; + + opp1200: opp-1200000000 { + opp-hz =3D /bits/ 64 <1200000000>; + opp-microvolt =3D <900000>; + }; + + opp1600: opp-1600000000 { + opp-hz =3D /bits/ 64 <1600000000>; + opp-microvolt =3D <1000000>; + opp-suspend; + }; + + opp1800: opp-1800000000 { + opp-hz =3D /bits/ 64 <1800000000>; + opp-microvolt =3D <1050000>; + }; + }; +}; + +&cpu0 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu1 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu2 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu3 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1920.dtsi b/arch/arm64/boot/dts= /realtek/rtd1920.dtsi new file mode 100644 index 000000000000..ffefde9749a1 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1920.dtsi @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1920 SoC + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +#include "kent.dtsi" + +&uart0 { + status =3D "okay"; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1920s-smallville-4gb.dts b/arch= /arm64/boot/dts/realtek/rtd1920s-smallville-4gb.dts new file mode 100644 index 000000000000..b6900b11f34d --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1920s-smallville-4gb.dts @@ -0,0 +1,23 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1920S Smallville EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include "rtd1920s-smallville.dtsi" + +/ { + compatible =3D "realtek,smallville", "realtek,rtd1920s"; + model =3D "Realtek Smallville EVB (4GB)"; + + memory@40000 { + device_type =3D "memory"; + reg =3D <0x0 0x50000 0x0 0x7ffb0000>, + <0x0 0x8a100000 0x0 0xdef0000>, + <0x0 0x98700000 0x0 0x7900000>, + <0x0 0xa1000000 0x0 0x5e000000>; + }; +}; + diff --git a/arch/arm64/boot/dts/realtek/rtd1920s-smallville.dtsi b/arch/ar= m64/boot/dts/realtek/rtd1920s-smallville.dtsi new file mode 100644 index 000000000000..0989afcbde67 --- /dev/null +++ b/arch/arm64/boot/dts/realtek/rtd1920s-smallville.dtsi @@ -0,0 +1,129 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause) +/* + * Realtek RTD1920S Smallville EVB + * + * Copyright (c) 2024 Realtek Semiconductor Corp. + */ + +/dts-v1/; + +#include +#include "rtd1920.dtsi" + +/ { + chosen { + bootargs =3D "earlycon=3Duart8250,mmio32,0x98007800"; + stdout-path =3D "serial0:460800n8"; + }; + + reserved_memory: reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + protected_mem: protected-mem@50000 { + reg =3D <0x0 0x50000 0x0 0xbf0000>; + no-map; + }; + + metadata: metadata@c40000 { + reg =3D <0x0 0xc40000 0x0 0x3c4000>; + no-map; + }; + + linux,cma { + compatible =3D "shared-dma-pool"; + alignment =3D <0x0 0x400000>; + alloc-ranges =3D <0x0 0x0 0x0 0x20000000>; + size =3D <0x0 0x2000000>; + reusable; + linux,cma-default; + }; + }; + + cpu_opps: opp-table-cpu { + compatible =3D "operating-points-v2"; + opp-shared; + + opp800: opp-800000000 { + opp-hz =3D /bits/ 64 <800000000>; + opp-microvolt =3D <830000 830000 1100000>; + }; + + opp900: opp-900000000 { + opp-hz =3D /bits/ 64 <900000000>; + opp-microvolt =3D <850000 850000 1100000>; + }; + + opp1000: opp-1000000000 { + opp-hz =3D /bits/ 64 <1000000000>; + opp-microvolt =3D <870000 870000 1100000>; + }; + + opp1100: opp-1100000000 { + opp-hz =3D /bits/ 64 <1100000000>; + opp-microvolt =3D <890000 890000 1100000>; + }; + + opp1200: opp-1200000000 { + opp-hz =3D /bits/ 64 <1200000000>; + opp-microvolt =3D <910000 910000 1100000>; + }; + + opp1300: opp-1300000000 { + opp-hz =3D /bits/ 64 <1300000000>; + opp-microvolt =3D <930000 930000 1100000>; + }; + + opp1400: opp-1400000000 { + opp-hz =3D /bits/ 64 <1400000000>; + opp-microvolt =3D <950000 950000 1100000>; + }; + + opp1500: opp-1500000000 { + opp-hz =3D /bits/ 64 <1500000000>; + opp-microvolt =3D <970000 970000 1100000>; + }; + + opp1600: opp-1600000000 { + opp-hz =3D /bits/ 64 <1600000000>; + opp-microvolt =3D <990000 990000 1100000>; + opp-suspend; + }; + + opp1700: opp-1700000000 { + opp-hz =3D /bits/ 64 <1700000000>; + opp-microvolt =3D <1010000 1010000 1100000>; + }; + + opp1800: opp-1800000000 { + opp-hz =3D /bits/ 64 <1800000000>; + opp-microvolt =3D <1030000 1030000 1100000>; + }; + + opp1900: opp-1900000000 { + opp-hz =3D /bits/ 64 <1900000000>; + opp-microvolt =3D <1050000 1050000 1100000>; + }; + }; +}; + +&cpu0 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu1 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu2 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + +&cpu3 { + operating-points-v2 =3D <&cpu_opps>; + #cooling-cells =3D <2>; +}; + --=20 2.34.1