From nobody Mon Feb 9 13:04:06 2026 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7574E351FA7 for ; Wed, 12 Nov 2025 15:02:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959778; cv=none; b=Pc/i18nxxLcAXnWYHE/oZbMaYA5nCL4vVXEoYJO+5P4Ysdqyl5YCa3Ltfmz4weqvprp1XnKqCiE7rT12Wq+twzm6yaVX7QeHF77fbbUnDfTcZedVud2K+6rwxTAs52lB2VyaV+TFMSFEGL8eGcnM5YKJ01QhjWwQuj0V/1qVJh0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959778; c=relaxed/simple; bh=SZkpG7T+jtXj3S0sKIh2OimOvWlcAK3Wp1s+TIfJaGw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NRYS8RFlgw+KEHwNLJiTiLs9YK6TCR3keo7ssu+LeqXLB6mIoTxb2iLAGJxoizBgfrF12nxwfNFOfr/go8KrNANKcTnpBstLI5mdWcypnI/UI0ZEKj9WP9+1POysJeaPj1wa0Ilobv0jJGJrONevFvcMvx4PzPUQh4yYFctlg5w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=N0THOjKB; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="N0THOjKB" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-429c844066fso119893f8f.3 for ; Wed, 12 Nov 2025 07:02:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1762959775; x=1763564575; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=lYykgn3Duc/zFgl6vnXbVFF3VBhSA8EC/7WY6JYciNw=; b=N0THOjKB2fKY8Bxt2mNuAuqMUbh9yhjPdlqxcqP4M71bwuRBm9htMyBAUTwSFAF6O3 evdCiu9XtBnJxobMgxkep+OGjA/RXH8XWPMV50nuz+iOFBu9uPNY2oQQ3S7L0hocsBM5 87Gx/t5qKYadJAMWrC1yTCh3gikDxVDCian7IQB75XAKlQJshmIceb6F27j98LXrfqNU 5i+XS9CQMetOvlH3bNPnRXQs/NDLE72hsnwuXDz/TGnSQyv6A2eIxnd1JDV9mxzkn8MN iBaGbuLt7r62OQBm4D2W0FRllF5ArQV+FW26+H5My8VO/d64k3/nwKRZFo/2UWB6B9a6 Ivzg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762959775; x=1763564575; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=lYykgn3Duc/zFgl6vnXbVFF3VBhSA8EC/7WY6JYciNw=; b=APDTooFsv4cSEtGpawwKfsk0ZOnfuPogPoptQGq6c3WLPy25FeGv2awYOxlTJeqRob H++ZUaJxLVGqBlJqI1qN/M/hLlR6pdohNyCK3tDsUrnYqhlJxIPcEfCuOUdBSMBoZWtI C7oYqxnYgK7E+tBceKDwpCu1HjG4WA7g1xAz232KIoWHJZ2EcioyP4O5cjDwhZGhxwk5 X2HHfxLifAecDOi6AIsDjddPMzS+ZmUOKbygOQTPrk+hJFv24l+htDzX+mO+CGdNV6DL Mc/2qmZs2W/Uw7AwOREgEmOT7qZfSYhrL3QJgLNnQEuXkzQ/5bd1aS+XmN4VavKeFjBE UOHQ== X-Forwarded-Encrypted: i=1; AJvYcCXeXIuadhKYXL1y/J2YdufuhtrOvt3aeRTrlDzSBcBBwuBLR8TdhtA5K6b/ji9R+g0ymek0lummvEp+p2A=@vger.kernel.org X-Gm-Message-State: AOJu0YwpGPVKMCFGqTeICtCqi5h2se6x4Z0zqSqR9jZJW1ctQ7WQIrxC JSDg5Xd2iTsXjZmhrndYjKdwAgK6Ab6eGLryJdrmbg/evbsG7NeZFZz/OzBBj688FoI= X-Gm-Gg: ASbGncs8kpsw+HsszSv65CajRq58ePa95P9rfXejzGkdzzpClEOlE9LGtE/CKATwKIw H8PJ8e2SoIegyETyxelNOmkyXmDz6nrKfCTIJPdhrGdLcXfCn+Ycz79M1mqHkJGcQyP3mp/MuFV 1mSjqSDMNwuwJRW/Jkjj2buXE/kl9O6ArIP54/yNFwiaWzxnqFAj4xa1ocwYdaMOrLJ4uOaICXc tlJUO8TFM6tCaIWJrTr4sCu61ZGI4efXZlRtkn9vCnQGDex6jw0dI83bw5MPWawuKq+7Zk/il8W kP0gIHVDxl7NT9cu8G+Y2zQSTagOwTJLtJnPItW3m+6woXKJmKiwWYyHikVwpmfgvU6qnQXoM8L 8X7luxENoH1BuMxgF6VwtoRE6fwL+GJI0sqs8oRKoVCZCj/8hVYUj1JtwAFJvQniwWjzRcZOEBX QKPrgnyMBEAFgui0w94Mn21VpwuUY= X-Google-Smtp-Source: AGHT+IGXch2N7NhagF+hbyHlTCMr/EFD8P+YFjG1kG9O1MOI8xXi2wzQyJ3tN+nFtMatNNWd/HLqdA== X-Received: by 2002:a05:600c:3511:b0:471:3b6:e24 with SMTP id 5b1f17b1804b1-477870c0e89mr17339175e9.8.1762959774506; Wed, 12 Nov 2025 07:02:54 -0800 (PST) Received: from [127.0.1.1] ([178.197.219.123]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-477889be9a1sm15134355e9.6.2025.11.12.07.02.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Nov 2025 07:02:52 -0800 (PST) From: Krzysztof Kozlowski Date: Wed, 12 Nov 2025 16:02:38 +0100 Subject: [PATCH v2 1/4] arm64: dts: qcom: sm8750: Add display (MDSS) with Display CC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251112-sm8750-display-dts-v2-1-d1567c583821@linaro.org> References: <20251112-sm8750-display-dts-v2-0-d1567c583821@linaro.org> In-Reply-To: <20251112-sm8750-display-dts-v2-0-d1567c583821@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Jessica Zhang , Abhinav Kumar , Abel Vesa , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=12051; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=SZkpG7T+jtXj3S0sKIh2OimOvWlcAK3Wp1s+TIfJaGw=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpFKGWbXbYoz4II4WZX5vo4QrgKxnSTV43Lm5fj E5nA6ydFR+JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaRShlgAKCRDBN2bmhouD 18toD/9c1esn7NQZYiJNw0/maQmUA4/NYwhOMSoXTTqRCz+tc365lJFVolalRB4/tn10ELoip67 hJ8UXYM7cu0L2GZ9cuDP5cEGMJTiTirGopatOMGCF10VY14FUeH3ip1mkN2yBtVrJOtfF6rxqmZ fpl96IYrSTyHBu1EMYrWdO1SlGlT05E5IxVeh7JbQPU2+Zn/eX3PUKpX3dEcqXGgEMPtsnvK74y wOdn+nxEIf3QSkT22aHJSWrQNr2B/zz9sDEyf18PhXIK3y8az1oL5vD7Ufdu71PoLZ19WAvV16s DdVWm4avfmYhEMgECdDRBpPKdymupUTDWBPCTRNozo4bTYWT4PWZi0gcE721NZlI/Apqab8AaG7 quc4qIcrClVy/bdah+PMw2Otqv/pX3EuySWIBiPjFFomDXn1Vb9jN/8BhtxI/hXy2YD9GvK+rAY qiu8OIIkbnnn0hRpG2jdwyG0kQlTOaWOiBi8gZ86I3jWZqLCNm+vSVxYmq2TCI/Ro8Huq2E2iMF vQ3a6rLBcXfhoDrfFDBjmpqMoY8jeLZv6ZWQ3Ok44SxBTOPeBdBsl7ioHON6GkjaWWvUlT8Ywqy CfZ0eJatSLzOeycXKMuYsi9+Xo1QlYHY9qF0aICXki2slRNaMxSdYYFM7s+j0Wam3KfpSUAK2m5 y9gKxt4KJyLqWnQ== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Add device nodes for entire display: MDSS, DPU, DSI, DSI PHYs, DisplayPort and Display Clock Controller. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 437 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 437 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 3f0b57f428bb..11194b34e6dc 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -3,7 +3,9 @@ * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. */ =20 +#include #include +#include #include #include #include @@ -2740,6 +2742,441 @@ usb_dwc3_ss: endpoint { }; }; =20 + mdss: display-subsystem@ae00000 { + compatible =3D "qcom,sm8750-mdss"; + reg =3D <0x0 0x0ae00000 0x0 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + + resets =3D <&dispcc DISP_CC_MDSS_CORE_BCR>; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + power-domains =3D <&dispcc MDSS_GDSC>; + + iommus =3D <&apps_smmu 0x800 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + status =3D "disabled"; + + mdss_mdp: display-controller@ae01000 { + compatible =3D "qcom,sm8750-dpu"; + reg =3D <0 0x0ae01000 0 0x93000>, + <0 0x0aeb0000 0 0x2008>; + reg-names =3D "mdp", + "vbif"; + + interrupts-extended =3D <&mdss 0>; + + clocks =3D <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + dpu_intf1_out: endpoint { + remote-endpoint =3D <&mdss_dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + + dpu_intf2_out: endpoint { + remote-endpoint =3D <&mdss_dsi1_in>; + }; + }; + + port@2 { + reg =3D <2>; + + dpu_intf0_out: endpoint { + remote-endpoint =3D <&mdss_dp0_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-156000000 { + opp-hz =3D /bits/ 64 <156000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-207000000 { + opp-hz =3D /bits/ 64 <207000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-337000000 { + opp-hz =3D /bits/ 64 <337000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-417000000 { + opp-hz =3D /bits/ 64 <417000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-532000000 { + opp-hz =3D /bits/ 64 <532000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + + opp-575000000 { + opp-hz =3D /bits/ 64 <575000000>; + required-opps =3D <&rpmhpd_opp_nom_l1>; + }; + }; + }; + + mdss_dsi0: dsi@ae94000 { + compatible =3D "qcom,sm8750-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x0ae94000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 4>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&dispcc DISP_CC_ESYNC0_CLK>, + <&dispcc DISP_CC_OSC_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi0_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi0_in: endpoint { + remote-endpoint =3D <&dpu_intf1_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi0_out: endpoint { + }; + }; + }; + + mdss_dsi_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-140630000 { + opp-hz =3D /bits/ 64 <140630000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-187500000 { + opp-hz =3D /bits/ 64 <187500000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz =3D /bits/ 64 <300000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz =3D /bits/ 64 <358000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + + mdss_dsi0_phy: phy@ae95000 { + compatible =3D "qcom,sm8750-dsi-phy-3nm"; + reg =3D <0x0 0x0ae95000 0x0 0x200>, + <0x0 0x0ae95200 0x0 0x280>, + <0x0 0x0ae95500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&bi_tcxo_div2>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dsi1: dsi@ae96000 { + compatible =3D "qcom,sm8750-dsi-ctrl", "qcom,mdss-dsi-ctrl"; + reg =3D <0x0 0x0ae96000 0x0 0x400>; + reg-names =3D "dsi_ctrl"; + + interrupts-extended =3D <&mdss 5>; + + clocks =3D <&dispcc DISP_CC_MDSS_BYTE1_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK>, + <&dispcc DISP_CC_MDSS_ESC1_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&dispcc DISP_CC_ESYNC1_CLK>, + <&dispcc DISP_CC_OSC_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>; + clock-names =3D "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus", + "dsi_pll_pixel", + "dsi_pll_byte", + "esync", + "osc", + "byte_src", + "pixel_src"; + + operating-points-v2 =3D <&mdss_dsi_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&mdss_dsi1_phy>; + phy-names =3D "dsi"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dsi1_in: endpoint { + remote-endpoint =3D <&dpu_intf2_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dsi1_out: endpoint { + }; + }; + }; + }; + + mdss_dsi1_phy: phy@ae97000 { + compatible =3D "qcom,sm8750-dsi-phy-3nm"; + reg =3D <0x0 0x0ae97000 0x0 0x200>, + <0x0 0x0ae97200 0x0 0x280>, + <0x0 0x0ae97500 0x0 0x400>; + reg-names =3D "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "ref"; + + #clock-cells =3D <1>; + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + mdss_dp0: displayport-controller@af54000 { + compatible =3D "qcom,sm8750-dp", "qcom,sm8650-dp"; + reg =3D <0x0 0xaf54000 0x0 0x104>, + <0x0 0xaf54200 0x0 0xc0>, + <0x0 0xaf55000 0x0 0x770>, + <0x0 0xaf56000 0x0 0x9c>, + <0x0 0xaf57000 0x0 0x9c>; + + interrupts-extended =3D <&mdss 12>; + + clocks =3D <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC>; + assigned-clock-parents =3D <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + operating-points-v2 =3D <&dp_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + status =3D "disabled"; + + dp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-192000000 { + opp-hz =3D /bits/ 64 <192000000>; + required-opps =3D <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&dpu_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + data-lanes =3D <0 1 2 3>; + }; + }; + }; + }; + }; + + dispcc: clock-controller@af00000 { + compatible =3D "qcom,sm8750-dispcc"; + reg =3D <0 0x0af00000 0 0x20000>; + + clocks =3D <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&gcc GCC_DISP_AHB_CLK>, + <&sleep_clk>, + <&mdss_dsi0_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi0_phy DSI_PIXEL_PLL_CLK>, + <&mdss_dsi1_phy DSI_BYTE_PLL_CLK>, + <&mdss_dsi1_phy DSI_PIXEL_PLL_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, + <0>, /* dp1 */ + <0>, + <0>, /* dp2 */ + <0>, + <0>, /* dp3 */ + <0>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>; + + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + pdc: interrupt-controller@b220000 { compatible =3D "qcom,sm8750-pdc", "qcom,pdc"; reg =3D <0x0 0x0b220000 0x0 0x10000>, <0x0 0x164400f0 0x0 0x64>; --=20 2.48.1 From nobody Mon Feb 9 13:04:06 2026 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 068F3351FBA for ; Wed, 12 Nov 2025 15:02:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959780; cv=none; b=jf6/3P0JqE8Fb8MFhwteIl4TRfsMTh8Hsl597IJZ7RXDqRlrPGBsscuZlNNAT1ysSCjAoF71e2pwB78peLQJ1oruR2ok3PgdVeuGMYRagJhqS4XM5EY1W7SRTHHZFCjWvGtM5YPJ9UPh2h776e/0TmUDG1tul2lAClSjh2jn5hI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959780; c=relaxed/simple; bh=9wI3XI3vhU2/1t7DVfjRwTFblg1SWjTrVbr5Qsqq9gE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=D3EEEncofQIhr+Ml3zV/SDYilvd/Yke/vpWcLm3c/Ka1/cr3uSPNQemAjrBHdYjkTbA72jIBPoZGhHSMVYS0FMlAm7qkcLWWqBs0U4CjoR/bZ5hn7JhzQH4ECfX7xmnQ3o0+iJRq9FuTvQzLU6vdcenLxhTZZKIgYcaE2vCfBPA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xOQzuV7X; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xOQzuV7X" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-42b2de74838so101444f8f.2 for ; Wed, 12 Nov 2025 07:02:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1762959776; x=1763564576; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=l7GbuBQ988JH0ZhSiVFagMg/s2WGUhsawfzvur8N2Co=; b=xOQzuV7XmO6FeyuHeCW5WP7NGRr38Uq2rTVBRDuCSkX/aVSnoxj6u9YPLI8OLObc5/ QefGJJSXynyyoDyYNzKVVEsB7X4NxA+4Ay/l+zBFVQuhJa6FuFW4ENvOUwCvpvp3q3y4 nBr5zQxGyK3Xew90ZULie0kPWQlTBuxWU9xBwgoMOHcGdyV00LUTa/RppbLYm5WHqEJf uWMZN+LIHMmk/NvMDEpGizWewFYovqXT5rGGITTY+obUu1l9Sz1Y1A/NsDu/yel10y1N F2rbx6xAunrqWsvoI5ywpRKqlNshkEvmmbe7nbDLGICbJC4sfOLMseMO2nS//SIZyB4c DVhg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762959776; x=1763564576; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=l7GbuBQ988JH0ZhSiVFagMg/s2WGUhsawfzvur8N2Co=; b=o23GZiLKT4xYceeeO1A/A1nmDn8NBTeACn0AsBuLyP1xJMRB7Z23g06cJoKtH8qLPS wDWrhgCKq7vu1l3OdLCjVVcd6OvqewJ2EO3UbQslpkXxPFZIMKY4tmhRPtw2RLsVVEos qAjplitE8xQt0MT/usPqow0wXPVdt+CoRKE81OCQSD9q7pQjcKrYuz8PFtdVSgjNj6ku K+Mgs/fgoqwCUKKrRHrxyiBhFfVslAI2xvKltRyBbb+qbt9dVb0zmTvE0YkhfWcitIcf YGd7j2qQcOoOIYjAKoPvkxST+PNleMC74+WeJEkqiEzRytIX/p5xXxdFDuQQ+D1HFIGb WMdg== X-Forwarded-Encrypted: i=1; AJvYcCW3ObFI7IW4h+nkAPm6546tzPVf9dHxt/zaVvacSyVH8fC1Hpf5x73WEjGvLwPYHkj/+C/Me3K+hmkQdOU=@vger.kernel.org X-Gm-Message-State: AOJu0YwMyIAY9Wlz2d73auOujg+mDFGXkgl/yqRIGdKOnuiQIXZpXQF6 4vJHIQmXoMs6Zs6s6xDyYcijdi5h/uvh7oyfQCYiiZIntwomngwGmGLbVV2AwFk4S4w= X-Gm-Gg: ASbGncudfSYJ0B+fPC+1Jl8yy67XWHqzHl599UswxAIVU2822YPkcpnUZyJUdN9zvld ZWLDMZKbt4FpnFKiSC+E0GzZyg8DqZgBBb2l5Yy9/diYFyXnBIGs3z/l7KQMvKEs59joAjIaEmb S0/iekmYokEJyBKcH52a9Q0/5n/tZoN3OUUgL8BXr9hi+ZooSmLU8bIw3KMJ9wYRh0V1RGJUzjJ hRT4f1Le6HO8HN6e+I802gHEGU/XXvmc6psvflrKFV8R4sxlWi6yt9kI57n7Lk/3klDN2K3qjTC s4sQm+rStsop4Ha8iq7Gb3Z/aqyXx6I2VdJxc3k3lsCa0v/5UAZopaozNriKND3ZSWHJJSSFrgr cBdTa2mp7AWL0KW4WAE4LZ2pBOmozLPEWcvMOfZ/jTL21XfBJjblJJWRSI/AQy/PS+3IwKgZTJz sPKdLoRKdd8XkvEDW0XIo1wDgYmJU= X-Google-Smtp-Source: AGHT+IF4vqpVhka8/jFdEYgRGP+JAXApvr6mWEmwiz38pK4RlMObIbzFbJ1c92mmewKPgGRpo/JYjw== X-Received: by 2002:a05:600c:1f95:b0:46f:da97:91cc with SMTP id 5b1f17b1804b1-477870b6229mr17052135e9.6.1762959776126; Wed, 12 Nov 2025 07:02:56 -0800 (PST) Received: from [127.0.1.1] ([178.197.219.123]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-477889be9a1sm15134355e9.6.2025.11.12.07.02.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Nov 2025 07:02:55 -0800 (PST) From: Krzysztof Kozlowski Date: Wed, 12 Nov 2025 16:02:39 +0100 Subject: [PATCH v2 2/4] arm64: dts: qcom: sm8750-mtp: Enable display Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251112-sm8750-display-dts-v2-2-d1567c583821@linaro.org> References: <20251112-sm8750-display-dts-v2-0-d1567c583821@linaro.org> In-Reply-To: <20251112-sm8750-display-dts-v2-0-d1567c583821@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Jessica Zhang , Abhinav Kumar , Abel Vesa , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2169; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=9wI3XI3vhU2/1t7DVfjRwTFblg1SWjTrVbr5Qsqq9gE=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpFKGX8hk+ml9OdnfHvyxw3a/Bo+Vncy5kjOznV Pn1h1F0yRaJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaRShlwAKCRDBN2bmhouD 16e1D/43pXkQ9jlQQMaJ84xSuA3DVggOqUQg9O9sQp4lEeQF7ThhnpFrbU4jhd/+68VpEtHPfk7 vrnoYEk/6UXQYG6Nz76PTUzoZ7meD36MIhT7F4SJ0e7ufw0+/SZkczrfUrXpfITn5GM8mDKEYX8 /i6duT5z674K/bIv/oRQrcL5uibE8g1nwl6i5TmL3hUqWsKFucuOdmbZaUVMCVqto8qOet0sWTg EdAUjRPq8wkXPOnudjo8ZstqOc+qvhrGCQmnVa0bAckxwbNlLv33c59sL9FcicO5RWP6XfU2Byw m5YSkkcvZ0J6AIXktjWVUUxlDmLSu4BU9V4Q9NBW2NN3H0Y4h3VC42IkEQP/gCZ3+TLdD8O0rbB bOTTzjLyx4Vr26cBKxkGMMbQBJysYDgw8ygsOK60H5kGY7LQjSCavxejpSwF18TWOX9W+Eczt8x 80gJczFuN6CgaY4VwDnnSI/Xjxvy9MVStca7B0+pkPCfJheqhqGZmz+ce3pilH3j4Pcz1eh6u1z FImDE3dhdcCc4ZIDrOKpEDnUXEuCuTphV2wxSa13Wf3Y8bcMwzor0cjCa9zoQzbA91c1ZGcEfDE z/Foj2ezIAijH+EvifUlHDJnVCGutcdVIqYreQp7uM3adFtWghHnZWKpRbFrwOAoE2ASFKyxvEI gkp52+m1WSsomTA== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Enable display on MTP8750 board with Novatek NT37801 panel. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8750-mtp.dts | 70 +++++++++++++++++++++++++++++= ++++ 1 file changed, 70 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750-mtp.dts b/arch/arm64/boot/dts/= qcom/sm8750-mtp.dts index c8cb521b4c26..68644eccdbff 100644 --- a/arch/arm64/boot/dts/qcom/sm8750-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8750-mtp.dts @@ -933,6 +933,48 @@ &lpass_vamacro { qcom,dmic-sample-rate =3D <4800000>; }; =20 +&mdss { + status =3D "okay"; +}; + +&mdss_dsi0 { + vdda-supply =3D <&vreg_l3g_1p2>; + + status =3D "okay"; + + panel@0 { + compatible =3D "novatek,nt37801"; + reg =3D <0>; + + reset-gpios =3D <&tlmm 98 GPIO_ACTIVE_LOW>; + + vddio-supply =3D <&vreg_l12b_1p8>; + vci-supply =3D <&vreg_l13b_3p0>; + vdd-supply =3D <&vreg_l11b_1p0>; + + pinctrl-0 =3D <&disp0_reset_n_active>, <&mdp_vsync_active>; + pinctrl-1 =3D <&disp0_reset_n_suspend>, <&mdp_vsync_suspend>; + pinctrl-names =3D "default", "sleep"; + + port { + panel0_in: endpoint { + remote-endpoint =3D <&mdss_dsi0_out>; + }; + }; + }; +}; + +&mdss_dsi0_out { + remote-endpoint =3D <&panel0_in>; + data-lanes =3D <0 1 2 3>; +}; + +&mdss_dsi0_phy { + vdds-supply =3D <&vreg_l3i_0p88>; + + status =3D "okay"; +}; + &pm8550_flash { status =3D "okay"; =20 @@ -1194,6 +1236,34 @@ sw-ctrl-pins { }; }; =20 + disp0_reset_n_active: disp0-reset-n-active-state { + pins =3D "gpio98"; + function =3D "gpio"; + drive-strength =3D <8>; + bias-disable; + }; + + disp0_reset_n_suspend: disp0-reset-n-suspend-state { + pins =3D "gpio98"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + mdp_vsync_active: mdp-vsync-active-state { + pins =3D "gpio86"; + function =3D "mdp_vsync"; + drive-strength =3D <2>; + bias-pull-down; + }; + + mdp_vsync_suspend: mdp-vsync-suspend-state { + pins =3D "gpio86"; + function =3D "mdp_vsync"; + drive-strength =3D <2>; + bias-pull-down; + }; + wcd_default: wcd-reset-n-active-state { pins =3D "gpio101"; function =3D "gpio"; --=20 2.48.1 From nobody Mon Feb 9 13:04:06 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B68B7350A1C for ; Wed, 12 Nov 2025 15:02:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959781; cv=none; b=r5yyl/xsfCwzyADS1EclV1c8IYEiHzmf0PjZ0Uq0fcNRZMGSVBp/p1QUlvkwYlsey5eDOjZNSBUlTemZZViHMWXrQgDcQpRAOaPb1o78RypgDRkUpbB0T0tiMOy8d7Pr3zmuxLTUp1WonP7zYlPAF2IiRBpk3EWwIiJAcL6x1PA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959781; c=relaxed/simple; bh=QmSZ67gohs9dy9URdzH5vKIVw+fWFIaVv3vA9Shb4vI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Z46vpIfRyDpz0HZbqW3RV61aSdfYZlJ10BOV1My2c3HSHME9f+36tHBEHrMS5+pb/HEvO707lZqVFhLCDczASnJM1muMriST4IVS/tc3d4cwgCnAHW9AadwdplTAOCSzoe58f4+oIsna1bG/Cz1rY4mFd8fmRPr9soFCUposo8Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=gJwMYQgU; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="gJwMYQgU" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-47116aaf345so482495e9.1 for ; Wed, 12 Nov 2025 07:02:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1762959778; x=1763564578; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=qvSXbHAFBzrDH8x6lcIVIDQmAV1fCz/Vk0nXJAQPy7c=; b=gJwMYQgUCHnPiKG+FNOUNayfiBvRmWB01aTSIIjqQVCPYuptQcOT1y+JTRhJgGF8Q+ AnNamZeWSeIIfWbCUOyhqk89ag5vWrsLpJrFxPcCDFmqn160NdpJfrdRcnCMv+j01P6A 05oZ9Sxfyi4MXAJih4GQm0RLisYuN+E7zG52ulRjD9IjRoBVY8JTE6CdBj3ixWpHVGOX ZsQU7BgN+65HRms3SZhKEvIvUKDhNcMuppMcMnxPHZqcxNAEf1YGLz+WkHJa4or4xWH6 JNcY0V9jYzqDv5s44eX8RIjCfqqF9OrVMXlF6i0aqDa5TqYSEnqKJ8EEW5UG7igAzmSm C+UA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762959778; x=1763564578; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=qvSXbHAFBzrDH8x6lcIVIDQmAV1fCz/Vk0nXJAQPy7c=; b=oXFlLzaNv1FzbsnBNbJ7sgH2AtabEW2OvcOg7YWRVYHiYV5mifneNN8C0NTYaL1l/1 7pBmDTU6gAuvcPXNcNLJLXr8ZmDnVBybXkf30uRJLWMG1rJtgtosl4Pq8lRPffaiweMM BPBspWz5KEMdNXPmcVOFNeJQg5kuRuzY6ITZbTLmIrNXNmBhWoJqPp/lCEKqkN2WlOAq AH6MtKgeMl6+0kHxyUs4GtkTEvJttOXrPoamPSumesCmhAmLn8bIz7niyOVGQHGFX0rB lYNHxUozD5AJTdJaNswtyV2EofgWs5LZDyWg7/OeYtPoG9nbbotTvXyAXoHinAID6qlE h23g== X-Forwarded-Encrypted: i=1; AJvYcCWOarW1gpMTOA5+ZNT42SM0FqxsTRV1u4AZr/Fs2OnWUJnnG+rEmKkNdHr0CMNYBKCIZBDpWvh5X0bTTas=@vger.kernel.org X-Gm-Message-State: AOJu0YzhF6/KjyjioFaaUk6OslKjOH8eaU7WPn/rb6kZyc9N94lrCnN9 10+cBwqAf84uAObffyBPOFX6piOEAM2MOPNs+uV0esMAzfh7tUUCECQ0tBP8ncPr8RI= X-Gm-Gg: ASbGncsSbWB1XCKvvXhOKU0wMvbEk7MwNA28bgt/tj3aZ5Ih6NRaBuPOMjvKL/CDdff xYDGX4KHqMB6iZ0lgtFWVUrjG3TCZstiipHGCve/RLAg2uuTHZyyS0pX9xG5zN5p087/3LERV4W bNpJZIaeN5hk7VK9a+JVZ0i9R890yFyJCtfsFyZVHT7v+ifIrjOKEfgg1S7XM+0vcwCQ90+TPkh p1u25qkW+C/QD2ZHl5m6u8uppjqhaLmB8moGqhVbfkwWFxDDe83dSov1bfR9FAZLbVCu0DTbvrf i+fSTD5Xc+o7V+uJJgxbymjy+zkWguqtESIWGSqCdEHTuicHJjJqcGqsbAEVKk2S64TLK6D80po c/PnSKS2TVZn+A7cEn1RbstRUysgHn0uQBP2p3NXBP2+dmeC6ZLNpOBKXvHwq92hW1m03VSRzxm 0vRb6xHLvyeWYoc+k8 X-Google-Smtp-Source: AGHT+IEb/+fjcpvQukTe0NSzMGRrw5Fhs7mkN94HJyvazvOekkZoPSiuq6KE1CN1ernVA58vDF3t8w== X-Received: by 2002:a05:600c:450f:b0:477:bb0:5e13 with SMTP id 5b1f17b1804b1-477871f04damr15353575e9.8.1762959777600; Wed, 12 Nov 2025 07:02:57 -0800 (PST) Received: from [127.0.1.1] ([178.197.219.123]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-477889be9a1sm15134355e9.6.2025.11.12.07.02.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Nov 2025 07:02:57 -0800 (PST) From: Krzysztof Kozlowski Date: Wed, 12 Nov 2025 16:02:40 +0100 Subject: [PATCH v2 3/4] arm64: dts: qcom: sm8750-mtp: Enable USB headset and Type-C altmode Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251112-sm8750-display-dts-v2-3-d1567c583821@linaro.org> References: <20251112-sm8750-display-dts-v2-0-d1567c583821@linaro.org> In-Reply-To: <20251112-sm8750-display-dts-v2-0-d1567c583821@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Jessica Zhang , Abhinav Kumar , Abel Vesa , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2145; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=QmSZ67gohs9dy9URdzH5vKIVw+fWFIaVv3vA9Shb4vI=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpFKGY3ELSMgVxLcHlaVvHvwDxtWbc14UQzWBA3 Jg2d/6kwEOJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaRShmAAKCRDBN2bmhouD 1xNrD/wK++C4SiqGZOFp00OlrOCfTm/1WcePtPwD7GSvTRRSL9YndMklXZs1LO4bGZeDDmiYvYI cOqPgPGruzyFU8yI7nzzqqRIgigh3wpWcQuNGxEPdwGVdXH0ctjbpwu5/oTxZhh8nkjNB8o23id 4p2X3At/nVMRftIwYgcg5Ej8W29TTcSk8GbdF/sdtonGNkQ3ru7FqbfdD16mHo/g2cJgbjmgZJV gM0lb+FNuU33Kqr54Oi2LKGyH0LloEWtEQYg7SsKdPIQ18Ey7iGubKTIGtC6WgoWF/drkf9J7b3 8zAxlI0T6u5+QJz2C3XHpowS9lhHyjwt8K/MiSzyziJduo0Vk/qaSl6KI2WdHwfadaj/zIMLpcd k7cQ4wI+6RaLzA1JJi5szK/1ndFxKPD7mvIz4vpwcF84tKg1oovssimxD0e0VrnGRdNXzwkJiJW pioQyJ/koZtYnFbn6OpISnEder1vA+e11baGJCZcnVTDIwvjlnUQvMjYAqhDLhuAWA+1r3T9j7Y pNzGbypIEDBzGgxqBJ+e0YclypsT/fPVKVaJ5eVJCWu6EE9BkGXLdFOhKF+bwOMgxR7k0pzJ71V IY7wVer65eFCxzP1X+M8O6BFUqDnKwnnCc3v/MjLW6fiEkKn/ljOpReY4w2V9L12nsrhg42pP9T sleSzfJvRC8Qn6Q== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B MTP8750 does not have audio jack connected and relies on USB mux (WCD9395). Add necessary nodes for proper audio headset support along with USB Type-C altmode and orientation. Reviewed-by: Neil Armstrong Signed-off-by: Krzysztof Kozlowski Reviewed-by: Dmitry Baryshkov Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8750-mtp.dts | 51 +++++++++++++++++++++++++++++= ++++ 1 file changed, 51 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750-mtp.dts b/arch/arm64/boot/dts/= qcom/sm8750-mtp.dts index 68644eccdbff..a08bedd2987e 100644 --- a/arch/arm64/boot/dts/qcom/sm8750-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8750-mtp.dts @@ -54,6 +54,15 @@ wcd939x: audio-codec { vdd-px-supply =3D <&vreg_l2i_1p2>; =20 #sound-dai-cells =3D <1>; + + mode-switch; + orientation-switch; + + port { + wcd_codec_headset_in: endpoint { + remote-endpoint =3D <&wcd_usbss_headset_out>; + }; + }; }; =20 chosen { @@ -230,6 +239,7 @@ port@2 { reg =3D <2>; =20 pmic_glink_sbu: endpoint { + remote-endpoint =3D <&wcd_usbss_sbu_mux>; }; }; }; @@ -925,6 +935,42 @@ vreg_l7n_3p3: ldo7 { }; }; =20 +&i2c3 { + status =3D "okay"; + + wcd_usbss: typec-mux@e { + compatible =3D "qcom,wcd9395-usbss", "qcom,wcd9390-usbss"; + reg =3D <0xe>; + + vdd-supply =3D <&vreg_l15b_1p8>; + reset-gpios =3D <&tlmm 152 GPIO_ACTIVE_HIGH>; + + mode-switch; + orientation-switch; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + wcd_usbss_sbu_mux: endpoint { + remote-endpoint =3D <&pmic_glink_sbu>; + }; + }; + + port@1 { + reg =3D <1>; + + wcd_usbss_headset_out: endpoint { + remote-endpoint =3D <&wcd_codec_headset_in>; + }; + }; + }; + }; +}; + &lpass_vamacro { pinctrl-0 =3D <&dmic01_default>, <&dmic23_default>; pinctrl-names =3D "default"; @@ -1087,6 +1133,11 @@ &pmih0108_eusb2_repeater { vdd3-supply =3D <&vreg_l5b_3p1>; }; =20 +&qup_i2c3_data_clk { + /* Use internal I2C pull-up */ + bias-pull-up =3D <2200>; +}; + &qupv3_1 { status =3D "okay"; }; --=20 2.48.1 From nobody Mon Feb 9 13:04:06 2026 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1E1CD3431EF for ; Wed, 12 Nov 2025 15:03:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959783; cv=none; b=e0RAQiTWI4U9SnfsARBh4JQITF4r8dezrKNqo/JppY+B/efes1hjwpZ5WxW16WNZecvxpJVUk3nXnyu1cwZgMLafpRTyKNKJexH2ZoGkWh4vqy6w5EptW/A0+o0mBGhFOUulc54iMv56hWsgSiWtGolqJkUWVOROnm6jTaW/T58= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959783; c=relaxed/simple; bh=CEg/BR0cwvUubt7wKmvcZpBYJWSSViaS4k1tDGeLsnM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jyxwuqq00fk1v7gFONiMmPrEoK7KkJLoAIj6Xmtgmkv+vL57hrEQvdIPNdMUMyRwmJ1Exy4eHLRQvKyZTfy+m70AT5c4XJ+PUfQhgVN3IKH2pUwQlMXbJAYo3NVXBAiupGy7SgTUpJsvOG09P9cmZtzkGroXv6pBtKu64Wo55+U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=HC9G5MQS; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="HC9G5MQS" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-477782a42a8so396715e9.0 for ; Wed, 12 Nov 2025 07:03:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1762959779; x=1763564579; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=dt/UyglSFhPayVd5V58V0cdDUFPe2/XCsVkpQyASDuI=; b=HC9G5MQS97jbk8GJjNa5Wn9wGfz+T0WSwLorV7NghPu2jtKkyN3NhWSI5tIirH16Cy vTtx3GuFwgPW2tAvtdw89lJW55wP/SvXxgq6OjDUMGy7CIYfPoCAHMHYIAbj+kWvByz6 gs66gub7azOQWXbM5PxDGpg+HG8n3Lo2z0KIC2HPcFqLN7xzSIV1y0knjYm3LNU376pd aNxGoGxx9WxcAvsDlmBe538yRTyQh6BqDeKr5gk4haGd+1lKxc3QZZyyFPNV3MFjCq1d 4y0QzbrHb7Cw/xTFzCaUUXMQzw6QYJ0FNVBbkYyhv+sfl2CiJaQw4IhSwuF0I3s2zhC7 Rd2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762959779; x=1763564579; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=dt/UyglSFhPayVd5V58V0cdDUFPe2/XCsVkpQyASDuI=; b=O1oMTjKqgkUyaSLJde2NLd7TelxTK41EBWX4igc0zh13oF8NSmiY1ZLvD/e1n8w5WX 5MTKlnNf8yxnBVCv0pYObd6gSu85bSU4gtmV+yrjddX+Z8LlfXJ2hyN3bYXtomoylG2q dmPbst86XOHGkkV8XaW49b0QDNEJlKv24KLC+SMqErN6B+5OSerJU7qtEStnB7mzHmvF 5ETBvkXclR9E9aGQ8Jvz20XbVkP1drCfEEUqxbbNrlDRL11hwQmt4G1vWLjYAoXrzEid jRVnvQ+TCX87JMnj5Pb0MPRw3xrlxL6mqJT/1mUaHcwF+ek3RGrIfgiYUU5p1w0KHtxy bQVA== X-Forwarded-Encrypted: i=1; AJvYcCUmhWW0qTDewNtlNt7dOHhxJIIhFKa/B3b7m0zevPikpLAm5h2ifXHUYHw6vY/MPKjYKSD71cXHC67Q1DY=@vger.kernel.org X-Gm-Message-State: AOJu0Yw6cE/ArqbPk0wCNVM3W14pIpZCkGwYM2E7xwyst9eQjR6DYDv4 IRAlbYffBCCsUHxFGaFmL5XfOdLOvTCsKPK7mlKqMBRf1cnsuPc4JGA+kdDauAxRGlg= X-Gm-Gg: ASbGncsUNKX7eWao0EWzqizYr15X5Vp1Q9NzQjMzQZLhfe3xwVWpfzoQhrEzuGpGR++ 4akfX2WFO5ztvmdI/9hRiFRy9BsdOwcoebpbjl2bI3KlNeqIeaTD65j5qKTvtpX0MfeNxHSKec2 5kdzSTCFE/P1yvMPUW43xyykOd+uHDwgS5Q3fabtXbvPY0zUsfqUQfSmypCBtAU4fIphvN2zu/q fWeL6mb7gSS3FyN7Fetv0Y7/JYu/3bCCKxa7prh35Cd/OYffeJx918/hnG/CCDIaAEBxrX5MJ0Y 3sYKV+Npoaaopaf/bFHn+x+XjhxcYT3LKH5PQUKa/YVuSmvIEo9HFPyVmPCusVDAbMOqk6at7R8 b1n7LhoewEUO079qrtgqD/JlYr70oXEh9qsRueZ+K+MQKGvzHaxOPFeabCBu6OQaTJqEiYBSZH3 TgibNQEyrbSb1KS44B X-Google-Smtp-Source: AGHT+IENBm+sbHBZP8sKCFX53F0pXmzcEsrL3oVAqUeDgHS/EPxC04oGQPAKqUYSRNnCMVrGCIyjSg== X-Received: by 2002:a05:600c:190d:b0:475:decc:2a0b with SMTP id 5b1f17b1804b1-477871e67edmr17544805e9.3.1762959779385; Wed, 12 Nov 2025 07:02:59 -0800 (PST) Received: from [127.0.1.1] ([178.197.219.123]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-477889be9a1sm15134355e9.6.2025.11.12.07.02.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Nov 2025 07:02:58 -0800 (PST) From: Krzysztof Kozlowski Date: Wed, 12 Nov 2025 16:02:41 +0100 Subject: [PATCH v2 4/4] arm64: dts: qcom: sm8750-mtp: Enable DisplayPort over USB Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251112-sm8750-display-dts-v2-4-d1567c583821@linaro.org> References: <20251112-sm8750-display-dts-v2-0-d1567c583821@linaro.org> In-Reply-To: <20251112-sm8750-display-dts-v2-0-d1567c583821@linaro.org> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: Jessica Zhang , Abhinav Kumar , Abel Vesa , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=1286; i=krzysztof.kozlowski@linaro.org; h=from:subject:message-id; bh=CEg/BR0cwvUubt7wKmvcZpBYJWSSViaS4k1tDGeLsnM=; b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpFKGZgloiB5z8Wsgzr1Yow0LPIkOoaluZ9a68n 3x4mR/A6g2JAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaRShmQAKCRDBN2bmhouD 1+51D/42Ubx4mQ5x+yvDt2GRYc5frR8p9FJ/0mrqW+lkuRup2kHaxcRxavznDik5eHfmZzqyxBG CwbbSp6+/FoQ9YGSThrLYWjBYtBVEeGQfuGvPi7icsTLbENAkbc1r+yY/698RC0qHpxrSMtM4jL cTU8k8gqY+6MAoU1W47GWeq3eh9N458CgkQAXvI2yORr2iM4Rhd2BQgfCX45BUzpuaNoMoQysX/ IyF3YZyFt2stdXoiwD8ImA8pUd7KAlC3gNb97q6uq5lM9/dUC+r4J8rfboc8n8L2arsMFbz9x24 3eaLwLmMUT2TuZpIEXshT34KfbgEw5OVRlZpIsnOThayAUapeHJ8sAkgDz1zCXO3Pbc2zpL5s8i gOhj4VeXNS07dkGUKMMnWdDaMMZqvMbAW6ziM9giqnQD1hFdhlXtQwImSSS+JZHJulKkSP/svT1 OfbUp1gWTTzw/29YBg35QdPb/2vT/xAnMl58Jxwve5Zylx+4TJSS6xcxXYPTQrYduqJ323Uruav pWVcM3zsJuIPLkB4gx7FkZ5uU7ZpTQckEY44F75gvtIAcCF8wQW+5aqicSpmDFdnc9tYaZmqs+m ZEyGnRRmHxyiQD2/fGOoNc/HX27nfMwa5F/GLLKrjhu6K1zYtvmCSNhte2sRLzzAmTrITsCpioe 5JRgAM2UdB8auNg== X-Developer-Key: i=krzysztof.kozlowski@linaro.org; a=openpgp; fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B Hook up DisplayPort parts over Type-C USB on MTP8750. Reviewed-by: Neil Armstrong Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/qcom/sm8750-mtp.dts | 4 ++++ arch/arm64/boot/dts/qcom/sm8750.dtsi | 2 ++ 2 files changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750-mtp.dts b/arch/arm64/boot/dts/= qcom/sm8750-mtp.dts index a08bedd2987e..8d5a5d89a2ad 100644 --- a/arch/arm64/boot/dts/qcom/sm8750-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sm8750-mtp.dts @@ -983,6 +983,10 @@ &mdss { status =3D "okay"; }; =20 +&mdss_dp0 { + status =3D "okay"; +}; + &mdss_dsi0 { vdda-supply =3D <&vreg_l3g_1p2>; =20 diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 11194b34e6dc..6584e324a163 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -2648,6 +2648,7 @@ port@2 { reg =3D <2>; =20 usb_dp_qmpphy_dp_in: endpoint { + remote-endpoint =3D <&mdss_dp0_out>; }; }; }; @@ -3142,6 +3143,7 @@ port@1 { =20 mdss_dp0_out: endpoint { data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&usb_dp_qmpphy_dp_in>; }; }; }; --=20 2.48.1