From nobody Tue Feb 10 11:23:56 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ADC002D8764 for ; Mon, 10 Nov 2025 17:33:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762796022; cv=none; b=JOhiLp/6APWp+VczRk4f1WrvBo/KPjMFfNrdRMXU2Mya92ms9kCrdg5101guzT/yta/xMvceAcm5qdBNgRmAhlFBvPZMZyAb+0FNuL1NkOvnc5/UrZ1i3eBfoM29aCIkHY2eLSs9LYuMe7VKYetzuru1jiS6R910sawe8FHuKmY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762796022; c=relaxed/simple; bh=YDmC2z63xnyncBVrO7Ltif8kw4rumvv6Ka6aN/+Z8sc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Vj0gVnXsDWaCRR6v5a2Vfe39E7y1sjTY8kFkvmeF9atKI3gQq879sNeZrGjsrrBq65jhJw7p5PSCWgSmmi8lImYI3VXHxuPdZCLUtgkiYgihov5zfTCGz1BYiBKgj37E0d+f9kxUANp97aJLLic4Nj/XuDpPm1kz/gN87qXvmew= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=gliQu3sa; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="gliQu3sa" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-477775d3728so17036645e9.2 for ; Mon, 10 Nov 2025 09:33:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1762796019; x=1763400819; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=WSJqWy4wfSXZhaQaKW322RhPmT1j8xGKth4T2OfqmIA=; b=gliQu3sa8yGB3v/TAxbbYwCsKBqYIwGaFRneHdHLwFyQvBPOVPt5Lq9FBglAe+8Le1 iZoGNkarecctKcocfAVHmnvizpOseWu3WJ3Hh3OllhXWZY83EEVHdLY6IcCr7cE1lVV0 HVK6BoQcKZm5Oba1G1Pj8iTvSCc5xFlqK7ivGeP4HSYbLFQjdKMg+hUJVIjN42OvBbzv 6TvKDRG6TrlABZBgWn/m/m3OIdR6X2Jrs06ara/eZD4wuDt9ardbrq4natqOCHnTwPne c3eQUlKbDai7nZGsKDHNPpNjHlaoL+B5HPTTx80HLbw9qHrYh54GkJQsokx5kxDS7gH1 YY8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762796019; x=1763400819; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=WSJqWy4wfSXZhaQaKW322RhPmT1j8xGKth4T2OfqmIA=; b=YL+Oiun9+RxqcekqyAkKSRd4U2j3Jm8QypD+TneCjF3zjiamdIS/QqBhRS/7pwlcX1 pv/zzas/E4xHHjxkRl7SdnhLt9S4fDnCjX7SNWubhG+/y2flP66p8wA+Y7IdjCOHrKwi K4Hf8n1gzsvJLeDX1kSLrAdDueB+K+XjJiuuI2J2QBJUMy3cjratUuouDu1PJFDKyoKp 8K9Z887tFRF0kICxBFgxDt/KkXCzea58kUDXmOMDaiHzg4peNe0rJ6rHzpH4yE5N/aBB T9G1kF9FsDufcXnr2llYpXysmbK54dO1JYZIjHgrkT6p2nDr6zKE1OJsRNwd4N30eli6 PlTw== X-Forwarded-Encrypted: i=1; AJvYcCXP0noQrPvxq0vbgun2D213m60I1Ltb9pA+cNs5LQQPLap0NF5gmWuy7HcvSL4oiE/iFs2kLx5CJPZMOEU=@vger.kernel.org X-Gm-Message-State: AOJu0Yyzmo56agRf88w5ydtTyVknu3b5jOKq3Et26MrmSYCLQsLIpA/9 r8ytL7X1XA8aSmHnY3tYoWW0Kg9DRSlbJvZVSVhE3VzrbOK0UMOihmkQwqz5z4vXCnI= X-Gm-Gg: ASbGncsrO7m7grvOBxkL2R/Y3cZCAi7yTdK9c1QQMayVAs1OO2JLTnVgLV2It/wykCg G0h9hjpZ5DgTKh+iCU7g4b/gNbNxymjBnjnYntq+999HucvlD/d7ItIlNzDQiPz3czkw4aaeemB JNIBtn1zs7HkZe02dTCIMYt989tboRquU61leiVXaiCes6CxgWZBGAvqk18JbtbWr9QvLG+/mCK vq0l+h2FBDgyh/f0b0/YGE3upH74pGqMNqMp/T1ocH/b+2iVC9KgMsDJAYFpOj0aGD7wmJQPUm9 mtCB6TYEo9YDrP1F0ufT8hb5HRlN8vAcDxE7wqz6pV6SThR1CuzSCSM98Rc0Nd1fc5rmSPDqdsE odaYcotWijKaNi9U3BK1K/Z3Vtmxb1Fwb/yz4sskEK14IUBhefj5fqCk9NXf8FfJUpCmoguTHMT 8U+a4PqaHRR3NAp/+Zl/Q= X-Google-Smtp-Source: AGHT+IF4B3dSxsq/6aCmBGqen4lFZOQM6R9kmpQqCIpNgVB5XME58ogi9bfcWf65NAevay4coklcXg== X-Received: by 2002:a05:600c:840f:b0:471:c72:c7f8 with SMTP id 5b1f17b1804b1-47773271943mr83366585e9.21.1762796018775; Mon, 10 Nov 2025 09:33:38 -0800 (PST) Received: from vingu-cube.. ([2a01:e0a:f:6020:d5ec:666a:8d59:87fa]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47774df2d80sm140111375e9.14.2025.11.10.09.33.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 10 Nov 2025 09:33:37 -0800 (PST) From: Vincent Guittot To: chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, s32@nxp.com, bhelgaas@google.com, jingoohan1@gmail.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, Ionut.Vicovan@nxp.com, larisa.grigore@nxp.com, ciprianmarian.costea@nxp.com, bogdan.hamciuc@nxp.com, Frank.li@nxp.com, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev Cc: cassel@kernel.org Subject: [PATCH 2/4 v4] PCI: dw: Add more registers and bitfield definition Date: Mon, 10 Nov 2025 18:33:32 +0100 Message-ID: <20251110173334.234303-3-vincent.guittot@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251110173334.234303-1-vincent.guittot@linaro.org> References: <20251110173334.234303-1-vincent.guittot@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add new registers and bitfield definition: - GEN3_RELATED_OFF_EQ_PHASE_2_3 field of GEN3_RELATED_OFF - 3 Coherency control registers Signed-off-by: Vincent Guittot --- drivers/pci/controller/dwc/pcie-designware.h | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/con= troller/dwc/pcie-designware.h index e995f692a1ec..e60b77f1b5e6 100644 --- a/drivers/pci/controller/dwc/pcie-designware.h +++ b/drivers/pci/controller/dwc/pcie-designware.h @@ -121,6 +121,7 @@ =20 #define GEN3_RELATED_OFF 0x890 #define GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL BIT(0) +#define GEN3_RELATED_OFF_EQ_PHASE_2_3 BIT(9) #define GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS BIT(13) #define GEN3_RELATED_OFF_GEN3_EQ_DISABLE BIT(16) #define GEN3_RELATED_OFF_RATE_SHADOW_SEL_SHIFT 24 @@ -138,6 +139,13 @@ #define GEN3_EQ_FMDC_MAX_PRE_CURSOR_DELTA GENMASK(13, 10) #define GEN3_EQ_FMDC_MAX_POST_CURSOR_DELTA GENMASK(17, 14) =20 +#define COHERENCY_CONTROL_1_OFF 0x8E0 +#define CFG_MEMTYPE_BOUNDARY_LOW_ADDR_MASK GENMASK(31, 2) +#define CFG_MEMTYPE_VALUE BIT(0) + +#define COHERENCY_CONTROL_2_OFF 0x8E4 +#define COHERENCY_CONTROL_3_OFF 0x8E8 + #define PCIE_PORT_MULTI_LANE_CTRL 0x8C0 #define PORT_MLTI_UPCFG_SUPPORT BIT(7) =20 --=20 2.43.0