From nobody Sat Feb 7 13:53:32 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7B01F2F693E for ; Mon, 10 Nov 2025 08:15:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762762507; cv=none; b=qwo1/eckxVbsWmswILcQtttm1JKI52WL11xZEj/m43AvlDjlIMSlsI22gaQejp2pfcJRk8dSLDLCTaBtFxy0NbzwgP5lkszmZUtyofcDB/ASAfhe+r63c41QYWMgtiTUYwz7KCL7qP8ms3bw8vU9jIyw/y7NxjYZXDF0M2PefME= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762762507; c=relaxed/simple; bh=QA8cAA/NzrSavT8e8+Q7msp+Jrq09DSxAcdCNmENL24=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=MvCmshkF4h6+yfbWyaFm6g+t9tnGgBgnn9ho4OOuUOUfuJLJizp6fgulbWLZHfFuJbpCXOYUm08ozKlx02RN6yuDyNl601vOiN9o47m+0bZgieIBc65aTs7g40SYpwqRHjHHnYXK4E+EZTnS7bQhaujLgJusW6FtLrG3VXaSc4Q= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lD440Zws; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lD440Zws" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-42b3c965ca9so177450f8f.1 for ; Mon, 10 Nov 2025 00:15:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1762762504; x=1763367304; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=SeRemWdOh6BINm57bAExN2qF+KGtIQQ7kG3okdFAQq8=; b=lD440Zws6dIkqPeowWwMazCERaA0Pt91WCQrInTGJNqF60WihVEoVmPI+SzEDuEfz+ hYOgS64A0Uqu/AQuhtP2m1NaXYT/HcvR6QS98Xt85aWqPf2mi525EKHZkvYAiTXk2gx6 Mqt0S2+ujNHultvxPKvb2Ot4tbYsUYTEnAlNVlt8pV8sKh7VmUYWleiBeMwQ5aXHQO5W 5rM3gtjmt0ssAgdICYB2PU5HA2lkfwnoLXff/I0JNRPQ4iKQh7jR9/vUn+FnhLheN55P +2eHstvcdosstYwVUOSGgJTx3sXQsa3LA98wz0wG1HyBLdPfgEDFnl3ey8/Db7aic01w IoPQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762762504; x=1763367304; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=SeRemWdOh6BINm57bAExN2qF+KGtIQQ7kG3okdFAQq8=; b=vBo14bibI8tnWTsi3PPYWilflNY3iwr66OY2c8OcG+5NhksRaF0thXs0cJoJo3Pcbe KT5oA/yt2DWY3KjkPLN2ng3+wq73ecotaW3GZjNnAxyNGJXSqOt3Pbkg1m7iznPIt6+7 609jRC0PQHXCUHRDZhWo5mY1aIgC6BM6g6karWImPOpPo9v3xreeDlvFTVThlbwO7wdB 27HUfEJM+L0otx1/3v1Z636k0cOJesC7+Dm6nQNwPqRR6us0eNaIG1f3lhsPuwj7Fc6Q Bx8oxe+bTFi7J9wViMjXhZGGlvGMnqqkMtpnfUGSxos06H6n6ywcCh13G5yavazvpxNM 2cmw== X-Forwarded-Encrypted: i=1; AJvYcCUVdWpwwf40/89QSMtqS8208SydS4NHzb7oaNRa9mgs94dBuwrJlwQsEOCZd7vlqnIs9DJzzQfT+J3bnmw=@vger.kernel.org X-Gm-Message-State: AOJu0YwkGjZg5HygMdgkrp2iV4XBLjktgblpadUYSK6RNkdEBsXioLUg XmOBPQrsGBAmUmBeYZyTYpDMV6yZeIM/CIMzmAp1gbQYIhvffNgCxwbK X-Gm-Gg: ASbGnctDS0MaY9LQLeZH3sdhQZM/jCb/qOGyA9K7UGL5nO1rpAauA0cpqxNvf0nhGC8 Y6I6YOPteM9ZWLjnvwHPuE8Orl9XdS64HFTu4u9UAfSm/RKS4OcJjp+WKwrAh+PXVwefPMOZWSd OladNq9I3M58nC6f4+l/RLZst/JsG8/f6pkAX9KphRq8fBQAhyfMe6eg2nokdbSfUJTnr0hZo57 lXqoCNQlhoKfNLoogh2CyYnHPpX96/GmT/qMIQKSW1QLQ8mwioDtBwuCUR6PpQjz9+42QB7Yoc1 cs/SdXk5m+5aOCVY7mvI80bewS/vWaJb/IQh/UkyGvDxUtcXioLydKa4T/WWzlnd9+MUw/SU1q9 ZUMLxsLvDntlvKyPNQLj0dTq2w9UKwknhd1/lbNxDBI4FVT/LirPJvTZtCYTzyfprzVzDn3j948 9M6weP+q8rVGtoV4kyR1EfGQ== X-Google-Smtp-Source: AGHT+IFPRvflcsKqu7bHRXK/JyFHX+r+ojZOUJvTf4Pg77kTUGLJ4kifZzrUVNK8QvjfDeCXTC/ucQ== X-Received: by 2002:a5d:5f86:0:b0:42b:3e20:f1b3 with SMTP id ffacd0b85a97d-42b3e20f52bmr530612f8f.9.1762762503585; Mon, 10 Nov 2025 00:15:03 -0800 (PST) Received: from taln60.nuvoton.co.il ([212.199.177.18]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42ac679214asm22324568f8f.38.2025.11.10.00.15.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 10 Nov 2025 00:15:03 -0800 (PST) From: Tomer Maimon To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, broonie@kernel.org, avifishman70@gmail.com, tali.perry1@gmail.com, joel@jms.id.au, venture@google.com, yuenn@google.com, benjaminfair@google.com, andrew@codeconstruct.com.au Cc: openbmc@lists.ozlabs.org, devicetree@vger.kernel.org, linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org, Tomer Maimon Subject: [PATCH v1] dt-bindings: spi: Convert nuvoton,npcm-pspi to DT schema Date: Mon, 10 Nov 2025 10:14:57 +0200 Message-Id: <20251110081457.1008316-1-tmaimon77@gmail.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert the Nuvoton NPCM PSPI binding to DT schema format. Remove the clock-name property since it is not used. Signed-off-by: Tomer Maimon --- .../bindings/spi/nuvoton,npcm-pspi.txt | 36 ---------- .../bindings/spi/nuvoton,npcm-pspi.yaml | 65 +++++++++++++++++++ 2 files changed, 65 insertions(+), 36 deletions(-) delete mode 100644 Documentation/devicetree/bindings/spi/nuvoton,npcm-pspi= .txt create mode 100644 Documentation/devicetree/bindings/spi/nuvoton,npcm-pspi= .yaml diff --git a/Documentation/devicetree/bindings/spi/nuvoton,npcm-pspi.txt b/= Documentation/devicetree/bindings/spi/nuvoton,npcm-pspi.txt deleted file mode 100644 index a4e72e52af59..000000000000 --- a/Documentation/devicetree/bindings/spi/nuvoton,npcm-pspi.txt +++ /dev/null @@ -1,36 +0,0 @@ -Nuvoton NPCM Peripheral Serial Peripheral Interface(PSPI) controller driver - -Nuvoton NPCM7xx SOC support two PSPI channels. - -Required properties: - - compatible : "nuvoton,npcm750-pspi" for Poleg NPCM7XX. - "nuvoton,npcm845-pspi" for Arbel NPCM8XX. - - #address-cells : should be 1. see spi-bus.txt - - #size-cells : should be 0. see spi-bus.txt - - specifies physical base address and size of the register. - - interrupts : contain PSPI interrupt. - - clocks : phandle of PSPI reference clock. - - clock-names: Should be "clk_apb5". - - pinctrl-names : a pinctrl state named "default" must be defined. - - pinctrl-0 : phandle referencing pin configuration of the device. - - resets : phandle to the reset control for this device. - - cs-gpios: Specifies the gpio pins to be used for chipselects. - See: Documentation/devicetree/bindings/spi/spi-bus.txt - -Optional properties: -- clock-frequency : Input clock frequency to the PSPI block in Hz. - Default is 25000000 Hz. - -spi0: spi@f0200000 { - compatible =3D "nuvoton,npcm750-pspi"; - reg =3D <0xf0200000 0x1000>; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&pspi1_pins>; - #address-cells =3D <1>; - #size-cells =3D <0>; - interrupts =3D ; - clocks =3D <&clk NPCM7XX_CLK_APB5>; - clock-names =3D "clk_apb5"; - resets =3D <&rstc NPCM7XX_RESET_IPSRST2 NPCM7XX_RESET_PSPI1> - cs-gpios =3D <&gpio6 11 GPIO_ACTIVE_LOW>; -}; diff --git a/Documentation/devicetree/bindings/spi/nuvoton,npcm-pspi.yaml b= /Documentation/devicetree/bindings/spi/nuvoton,npcm-pspi.yaml new file mode 100644 index 000000000000..65ad40292408 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/nuvoton,npcm-pspi.yaml @@ -0,0 +1,65 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/nuvoton,npcm-pspi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton NPCM Peripheral SPI (PSPI) Controller + +maintainers: + - Tomer Maimon + +allOf: + - $ref: spi-controller.yaml# + +description: + Nuvoton NPCM Peripheral Serial Peripheral Interface (PSPI) controller. + Nuvoton NPCM7xx SOC supports two PSPI channels. + +properties: + compatible: + enum: + - nuvoton,npcm750-pspi # Poleg NPCM7XX + - nuvoton,npcm845-pspi # Arbel NPCM8XX + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + description: PSPI reference clock. + + resets: + maxItems: 1 + description: PSPI module reset. + +required: + - compatible + - reg + - interrupts + - clocks + - resets + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + spi0: spi@f0200000 { + compatible =3D "nuvoton,npcm750-pspi"; + reg =3D <0xf0200000 0x1000>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pspi1_pins>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupts =3D ; + clocks =3D <&clk NPCM7XX_CLK_APB5>; + resets =3D <&rstc NPCM7XX_RESET_IPSRST2 NPCM7XX_RESET_PSPI1>; + cs-gpios =3D <&gpio6 11 0x1>; + }; + --=20 2.34.1