From nobody Fri Dec 19 20:54:13 2025 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F32523557F4 for ; Thu, 6 Nov 2025 19:59:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762459190; cv=none; b=AEzu4ZOoF/XTWCVN1r/XEzHgyqQHH41Rbac0rVrTDXmc3EwScRFR4pyaEBJb7vgTUt7+RvIux+/TVN2Ksp+2Z8rtznJPUD/WXRd15BaMhUs+yGufvaSAn0In4ZvSFS33bReOQ29sb5rXcOVoxnVk3cmXIf6fEvh5lAOkFJoSQQQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762459190; c=relaxed/simple; bh=/R514fKOK+2g49FV+f4Uba6tfg9QFz1wdCbUg8UP41Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=muDXnKTLO8uQEdM8P/02Kw1rz6Y5PQo15+TBXsKk3KhzYie2hi4S2tIDGGO9I7vsHAjlN8UDPKC0kA8nHyZtgoCyrP7wE86wgg3soFD3pvj3w/U2hMW/5LBNKUbLfX+E6NBYqQyVrF62TUXpUJxcv5l4SIMzL6PX3cu6MGWSA4w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bMFhGAYm; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bMFhGAYm" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-3ecdf2b1751so16931f8f.0 for ; Thu, 06 Nov 2025 11:59:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1762459187; x=1763063987; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zsmY3T9nhGnwnZqNUu/A4lIOPK61+rKAAQB8Ljjp+h8=; b=bMFhGAYmwh6xA5XFaqn/YEzMdh+Fo5XcUKu5o7/JwmcQOzHs0AKEoL4dr6wZJO8yY2 5lUbK989FgFZxWoW5lp11/iPvHKR4d47dR3QFq2pSNi1pIPy9KGwp8UHAK8imSEMSFi0 drRooew3IN3dzsi93WX/5yArAO0Tvy5rix3JgLN0a72Ztp2npYkJAmiri9TYgX/TCVGW RsJceFlYkd4S7gDt10gnVIZzymme8L0UGbbVgbEDyXY+k7c96SpFy2PwQPZOSkif0vdA F/PNb0zakduL/rttSpFehjgWdwApVPa+5mmVrT/TR1Dzd7V+s0ZFhZEf+8F1w3eSP75J ZUmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762459187; x=1763063987; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=zsmY3T9nhGnwnZqNUu/A4lIOPK61+rKAAQB8Ljjp+h8=; b=oXBVlNalFnWfW57ehoQ8M15ErcVLYetS9pXbE/5X364GsS3gc6CNhzfJ6HwK4cDsxg zocmbUHF08QH0VyLTS1t+jbAOMNArTGCcCgMAOakY0cjVzBVx0snq0QiBhqIFS8Gt4jr JYH3f2fbBfbWCq8BDqTacgnKT8F8kHLZgi0njd2Vi/SxBMb1s2q0xyksA9eR68gvSN0s UN8Gv3eDD1EHFaJ0kACkzRFjbC82yWi5XOKvFrbH0mNiyGDbFKGIbmt/bgW9d/9V9O+x IH9czOLatWsWXmcGogKgPgug79cnGGgvEJiuj8auqa/XSnmW3nZbtMFCIbqs2/qGzzjL 5ZLw== X-Forwarded-Encrypted: i=1; AJvYcCVr9JXQdB36nfnPxe2ryxL0s+8OgtLdGzq7y/NA3eOXn74jvJRhfhdcbjY0R0gWtUyKMHU4BndLN2yMsrE=@vger.kernel.org X-Gm-Message-State: AOJu0Yx2hIT+Ks5AWaTWj3QnP5SLAjePNuklgDxp3KdKpQFIYwqJOYB/ Zwgk/r785x+Ip8l0NxyYWncIezWc/TlCIUeRjqixQt64+yBzqGgnPIx3 X-Gm-Gg: ASbGncv2PEtrttN3fRFLfwiPmmKsYM7zWPD0KX7fBv5tfSBnr8bEcFKmRYLqAJkbJ1R cF5cyQBUSHG7P+1CI7Jlw1okL/fNqQF6+/u/cLphcaP50zFvD1CcYkE7NeCmEvmXm0k5Q4U0bTI gw1nXdg1c6xUAz1wgoyVaEbpUPEk1BGLrlrMFdfaCK0qx+neBlBnNJs1iBfu6NQe1t01kN65b7E QBnec/RXWSf58ngefXFICpmNwWGQRhwOX0zdEPi/i9twQXX9vZcgA3Vz7tTX6lto+qBMrsnCIjT IMWblmCkndmXVwFEtArL58AHGgsVhRucQMD6L5Kg7FKEXKYoiiW9dDBc1dB/bqW8fpW/ZWu0/Za Y8OgffiwROT1aiZIo7zXk9WiSErgLCQkeaJ6cPpzbavkGZwquDb7UK00xLEDELkr1FSmLVUugJ1 CYrTB4WMbn3rA7ECszL+b0Qas8swltjw== X-Google-Smtp-Source: AGHT+IEzBKlIvTV8ffYyff9tHH2RG00vyDkY/IGQTxBjk3kUl2uwjgvvux7mB+aIjTctwNdzgpnsQw== X-Received: by 2002:a05:6000:2dca:b0:429:d48c:edf with SMTP id ffacd0b85a97d-42ae588117dmr400321f8f.24.1762459186988; Thu, 06 Nov 2025 11:59:46 -0800 (PST) Received: from Ansuel-XPS24 (93-34-90-37.ip49.fastwebnet.it. [93.34.90.37]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-42abe62bfa0sm990037f8f.5.2025.11.06.11.59.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Nov 2025 11:59:46 -0800 (PST) From: Christian Marangi To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Felix Fietkau , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Christian Marangi Subject: [PATCH v3 4/5] dt-bindings: clock: airoha: Document support for AN7583 clock Date: Thu, 6 Nov 2025 20:59:31 +0100 Message-ID: <20251106195935.1767696-5-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251106195935.1767696-1-ansuelsmth@gmail.com> References: <20251106195935.1767696-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document support for Airoha AN7583 clock based on the EN7523 clock schema. Add additional binding for additional clock and reset lines. Signed-off-by: Christian Marangi Reviewed-by: Krzysztof Kozlowski --- .../bindings/clock/airoha,en7523-scu.yaml | 5 +- include/dt-bindings/clock/en7523-clk.h | 3 + .../dt-bindings/reset/airoha,an7583-reset.h | 62 +++++++++++++++++++ 3 files changed, 69 insertions(+), 1 deletion(-) create mode 100644 include/dt-bindings/reset/airoha,an7583-reset.h diff --git a/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml= b/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml index fe2c5c1baf43..2d53b96356c5 100644 --- a/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml +++ b/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml @@ -30,6 +30,7 @@ properties: compatible: items: - enum: + - airoha,an7583-scu - airoha,en7523-scu - airoha,en7581-scu =20 @@ -69,7 +70,9 @@ allOf: - if: properties: compatible: - const: airoha,en7581-scu + enum: + - airoha,an7583-scu + - airoha,en7581-scu then: properties: reg: diff --git a/include/dt-bindings/clock/en7523-clk.h b/include/dt-bindings/c= lock/en7523-clk.h index edfa64045f52..0fbbcb7b1b25 100644 --- a/include/dt-bindings/clock/en7523-clk.h +++ b/include/dt-bindings/clock/en7523-clk.h @@ -14,4 +14,7 @@ =20 #define EN7581_CLK_EMMC 8 =20 +#define AN7583_CLK_MDIO0 9 +#define AN7583_CLK_MDIO1 10 + #endif /* _DT_BINDINGS_CLOCK_AIROHA_EN7523_H_ */ diff --git a/include/dt-bindings/reset/airoha,an7583-reset.h b/include/dt-b= indings/reset/airoha,an7583-reset.h new file mode 100644 index 000000000000..7ff07986f8ba --- /dev/null +++ b/include/dt-bindings/reset/airoha,an7583-reset.h @@ -0,0 +1,62 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2024 AIROHA Inc + * Author: Christian Marangi + */ + +#ifndef __DT_BINDINGS_RESET_CONTROLLER_AIROHA_AN7583_H_ +#define __DT_BINDINGS_RESET_CONTROLLER_AIROHA_AN7583_H_ + +/* RST_CTRL2 */ +#define AN7583_XPON_PHY_RST 0 +#define AN7583_GPON_OLT_RST 1 +#define AN7583_CPU_TIMER2_RST 2 +#define AN7583_HSUART_RST 3 +#define AN7583_UART4_RST 4 +#define AN7583_UART5_RST 5 +#define AN7583_I2C2_RST 6 +#define AN7583_XSI_MAC_RST 7 +#define AN7583_XSI_PHY_RST 8 +#define AN7583_NPU_RST 9 +#define AN7583_TRNG_MSTART_RST 10 +#define AN7583_DUAL_HSI0_RST 11 +#define AN7583_DUAL_HSI1_RST 12 +#define AN7583_DUAL_HSI0_MAC_RST 13 +#define AN7583_DUAL_HSI1_MAC_RST 14 +#define AN7583_XPON_XFI_RST 15 +#define AN7583_WDMA_RST 16 +#define AN7583_WOE0_RST 17 +#define AN7583_HSDMA_RST 18 +#define AN7583_TDMA_RST 19 +#define AN7583_EMMC_RST 20 +#define AN7583_SOE_RST 21 +#define AN7583_XFP_MAC_RST 22 +#define AN7583_MDIO0 23 +#define AN7583_MDIO1 24 +/* RST_CTRL1 */ +#define AN7583_PCM1_ZSI_ISI_RST 25 +#define AN7583_FE_PDMA_RST 26 +#define AN7583_FE_QDMA_RST 27 +#define AN7583_PCM_SPIWP_RST 28 +#define AN7583_CRYPTO_RST 29 +#define AN7583_TIMER_RST 30 +#define AN7583_PCM1_RST 31 +#define AN7583_UART_RST 32 +#define AN7583_GPIO_RST 33 +#define AN7583_GDMA_RST 34 +#define AN7583_I2C_MASTER_RST 35 +#define AN7583_PCM2_ZSI_ISI_RST 36 +#define AN7583_SFC_RST 37 +#define AN7583_UART2_RST 38 +#define AN7583_GDMP_RST 39 +#define AN7583_FE_RST 40 +#define AN7583_USB_HOST_P0_RST 41 +#define AN7583_GSW_RST 42 +#define AN7583_SFC2_PCM_RST 43 +#define AN7583_PCIE0_RST 44 +#define AN7583_PCIE1_RST 45 +#define AN7583_CPU_TIMER_RST 46 +#define AN7583_PCIE_HB_RST 47 +#define AN7583_XPON_MAC_RST 48 + +#endif /* __DT_BINDINGS_RESET_CONTROLLER_AIROHA_AN7583_H_ */ --=20 2.51.0