From nobody Thu Dec 18 03:19:10 2025 Received: from SN4PR0501CU005.outbound.protection.outlook.com (mail-southcentralusazon11011069.outbound.protection.outlook.com [40.93.194.69]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7DEAA333740; Wed, 5 Nov 2025 15:46:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.194.69 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762357619; cv=fail; b=KVYrzz1aHq/JFYRKhlBxitbFGhasNU3x5Y91HFMw6xpa2e8glGOKlqHrn18BmMytNvyw0vcO8yYIpvwxF8OM4qDDXYHkFwoHuUzh868kU7h4DY2y1WmqxrMa8g2KtWsJrSIKOOH/7+YKWNELdqcC9CySHQzocnr6bXSsIZB9IM0= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762357619; c=relaxed/simple; bh=M2kOfgDli5v41BcOPKmUFJU+rZkRN0gaxTEAyN0cHLw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=Sx3uTU0VeXOjqwATqf0wcsvz+3Cy5hyX5gMub7TX8m3YIrUg6aNVE4Pdt2hTwaNeg7wddRit9Dz4/3KmfT4kdlwhmvWOGp4dBPs/TJqcXmmNAdZCxQzVp7OB6u4KvEvtpZ9hm9/qxjOgbS082x1q0xBKFNSyJrMxXmef/V44qK4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=xQJCFXZv; arc=fail smtp.client-ip=40.93.194.69 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="xQJCFXZv" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=NbOXc9FhqWU2Pz0pNKvqrBwh6KLJhyPL0RVS7U4FYKPN+XinTTfsxoA2DnQFh+LR7605LCPfsE69IWqNm/dffvvsgav5lVNeb9xF4lLqvZfmnYsxUdS9dzhDd+JDHm+cKzlH/BVYEufalFP+ZmA0tZe3DJmPJQtxelJVZdXPehbp/BNZQGO+ei81tOoEt6EKYhf3pAXCrdii3cp7YUwu5t/IUv+LQjcScTXuMYhVmGNtAQ+6M5N2kEjzQUUCgtGh1s2kcKjBC+fxLwaRdOXT3507U5bKqMub7RSlUoUv7B82WKrtFhlXe9kimT5KqwmXdu/Y8RtHXb7N7Ov7Zz3/sw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YSZ73JmM8z/09Dc3c7CmgoKzZYL2gR/Dz+uT/qGHjtw=; b=PhpMootiCAEg7krqGIr+9KFy1vbH43qdYWWvVaQfmr4JoYsV1Ikq6+OWceXzszlBsX7HWjnY5BYRfCJ7RGGOj9Ks9FSpfL8zH0jpsGT3YzuKo58ExAumV+MMQEZXocrQ/ovZlb3d4j4ltk6n3EOiIqWv33Phy8utVitA6SkqYzT8uqArjMFNUl8YKZQzitOK9sSZbHB36pqa7BJT5QtuNoEaKk6PXrtUQ/7HhHEP0pHDvUwV3AS0gPqJLYDhzu6UFt57vdHMAbO3aBESFAajyzuCQncgswjRnBKD/S/BeJYcWz/9UBh8meCZfaxE8XdUp8CsIY6x1SS3L//ztmacCw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 198.47.21.195) smtp.rcpttodomain=atomide.com smtp.mailfrom=ti.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=ti.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YSZ73JmM8z/09Dc3c7CmgoKzZYL2gR/Dz+uT/qGHjtw=; b=xQJCFXZvc2RnAGUy9JW51bbDqJMKWA//KOoX41CTRD0pSDWK6dHvyO1PDmQ6yBU2jWnMY+fZIsQmI6AK1yZChudOob5Q/os7hMEvcRRZNnoxqXK+wESIg+omXCcnBsg1kz17ye2OJrvKM4HHdVqFidbN0CmTu66rk7YyTWzWy4A= Received: from CY5PR20CA0015.namprd20.prod.outlook.com (2603:10b6:930:3::18) by DS7PR10MB4832.namprd10.prod.outlook.com (2603:10b6:5:3a6::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.7; Wed, 5 Nov 2025 15:46:54 +0000 Received: from CY4PEPF0000EDD7.namprd03.prod.outlook.com (2603:10b6:930:3:cafe::e7) by CY5PR20CA0015.outlook.office365.com (2603:10b6:930:3::18) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9298.8 via Frontend Transport; Wed, 5 Nov 2025 15:46:51 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 198.47.21.195) smtp.mailfrom=ti.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ti.com; Received-SPF: Pass (protection.outlook.com: domain of ti.com designates 198.47.21.195 as permitted sender) receiver=protection.outlook.com; client-ip=198.47.21.195; helo=flwvzet201.ext.ti.com; pr=C Received: from flwvzet201.ext.ti.com (198.47.21.195) by CY4PEPF0000EDD7.mail.protection.outlook.com (10.167.241.203) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.6 via Frontend Transport; Wed, 5 Nov 2025 15:46:52 +0000 Received: from DFLE209.ent.ti.com (10.64.6.67) by flwvzet201.ext.ti.com (10.248.192.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 5 Nov 2025 09:46:46 -0600 Received: from DFLE213.ent.ti.com (10.64.6.71) by DFLE209.ent.ti.com (10.64.6.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 5 Nov 2025 09:46:46 -0600 Received: from lelvem-mr06.itg.ti.com (10.180.75.8) by DFLE213.ent.ti.com (10.64.6.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Wed, 5 Nov 2025 09:46:46 -0600 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvem-mr06.itg.ti.com (8.18.1/8.18.1) with ESMTP id 5A5FkkQr3944724; Wed, 5 Nov 2025 09:46:46 -0600 From: Bryan Brattlof Date: Wed, 5 Nov 2025 09:46:42 -0600 Subject: [PATCH v8 1/3] dt-bindings: arm: ti: Add binding for AM62L SoCs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251105-am62lx-v8-1-496f353e8237@ti.com> References: <20251105-am62lx-v8-0-496f353e8237@ti.com> In-Reply-To: <20251105-am62lx-v8-0-496f353e8237@ti.com> To: Nishanth Menon , Vignesh Raghavendra , "Andrew Davis" , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , "Tony Lindgren" CC: , , , Sascha Hauer , , Bryan Brattlof , Dhruva Gole , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1050; i=bb@ti.com; h=from:subject:message-id; bh=M2kOfgDli5v41BcOPKmUFJU+rZkRN0gaxTEAyN0cHLw=; b=owNCWmg5MUFZJlNZJ7C4aAAAZ3///77v/3e0qzr/8Pr21nh/aHRy/y/n//d7a3/tmvh++16wA RsYHagAYgeoAaA00BoAA0AAAAABptTQAAGgNqaNDQDTNQZHqeoMT1PU8mmp6RBkNANB6QGjINAG gDEGTI9QAAA00Bk0ZA2ibU0ZD9UxGg9JpoDIDT1DQ00aABlDTQ0yANGTTENGQNNGQ0MJoBpoxGQ 00DBGAQGAIAaNDQaaADQGhpiACNEgzgWfOSMhbJI6WBy68isCbI/BCBt2DTLpQiIDAX4F71AcGh GL3A648IoVhvGhrIkO8KZ/UskF4loBHHkUi6mAMyEtBcxs54OGDap1vkV7Fj5DALhjuErjP1z4E x8opHLJC8v7PB9+I1NJozuYveJr1Ett52aQQJjQt/lCt3nRllEZjicqm1aFT9w4brE1kLN2Qd+4 olHatw6phyDfyx6dL8apGToAMrP8QiV3r2ldNrcIgGIh9PUYprZqtSiHwTsF/HFDFkVrINeW8iB y130qBLpRcQ+nVuZoE+2QtAiQ+QJDgR1OMlVbW8w8ZkXJGJJe/f9DLGZjI7skc4U0MTAnmMjCIE XQVlhW8mJxLPABTaBfYDM6aSReCJmRF9zLyVwHw1WN0StOveFvH17Jhdd5mmWqRgapGHANRt1Gb dB/4u5IpwoSBPYXDQA= X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EDD7:EE_|DS7PR10MB4832:EE_ X-MS-Office365-Filtering-Correlation-Id: abd1aa6c-0bee-4eb2-8c7a-08de1c828a46 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|34020700016|1800799024|376014|7416014|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?B?UDdmM1BNalFtWEpEUzZTVjBiY0RxUkRwSko0SGN5VkRFUC9aU0FqQmxCUkE1?= =?utf-8?B?ZVc4cGFsR2xNR1hCa0dSU2Y2RUNuTFNUNGszMXpFbkM5WUxycXdPTWlISlJM?= =?utf-8?B?bGJpNXZWK1dsaFpkSExjY0VRRkliMjZkY01UTXJ6ZjZNMVBoSUlsaGp4dHdv?= =?utf-8?B?dWl4MDExVmZkMjhmcjJSMXdkMER5aHk0WGh1QnNYSHQrWFhDcUpQZ1lBMEtk?= =?utf-8?B?TjRGQkM5SU1DWFNhWHpnRnFiNVZSa1FtTmJTcVplL1R0dHRFbXpOWVd1ZjBm?= =?utf-8?B?ZWhQTjN5b0o4TTdJVExvNTltS3RMTHJFZnZOZUJOTEhZUHFDdmp0RUJleGQy?= =?utf-8?B?WDhFaGQ1QVdvL0t6SXdPa3lQM2Y5Y0dxV3h3MVZ4ajdLUXRWaGR6V3lZTkJG?= =?utf-8?B?TFFHVlE2RWdYcVVYYkc0UURkeGV5RDM3b1VrTy9SK2FlVE12UmF4Q2drNFF3?= =?utf-8?B?Y0ZlNEhiRFFWa2IxUlRBVnVZUDY3aWJoemtOVVFrZldYREpsV3FVd0tZZ1Vs?= =?utf-8?B?YmxWSkgyWWJCcHBLRkNNOXA4YlRSZGZWaXl0eVJ3VmUxSGt1L2w1NExRNUow?= =?utf-8?B?TTE0c3R4a1NzNlZsZ3RqdEV4U2ptb0drY1dnYlJNTWYzV3hDWlFEM1dIZGhy?= =?utf-8?B?aUxkbTNYbDhPMWRmemF5L09qTlVsZlBOTWJDdGl1dlJqLzZ0aE9nUTNRdFpl?= =?utf-8?B?eWhFSXVtVm5aemZ6WnlDVHhwMEIwRGN2bjgvNkFrd29vK3RZdUc5Um9JelZS?= =?utf-8?B?WmV3dHExbU1selVyN29iTDVGeG9qUkRwS0F3Zk9OVGhMRHBnSDhnT3pvNm93?= =?utf-8?B?b25KdWRIaDZXSWNVN01HdHU4YitjaXVEUFJGZURwYzI0N2UydW1lelNMOFNn?= =?utf-8?B?TkwxYXEraVVPVWVod0lDbkcwaXBzWHN3V0kwZ3pMREhMWXJOK3Flc0JzWTBN?= =?utf-8?B?L0hxekdseTdWcjFvL3dGRmZlY3JxTSt5OUJCeEpvcmFsNTNCOFJCY0hDUkdl?= =?utf-8?B?Zk1NL1hvcnR4OUpTM0FpT1hEb2QweUNXcUY4ZnZDNnBrL1A3NEE1MDNCaU9F?= =?utf-8?B?RDhWWkxGQlVRVjJnZjREQ0lIVmxOS3d6TFZ2QTZHalIzTkNnYVVsc2VqdUsx?= =?utf-8?B?ay90ZmQwV1MrYjdTVUh5TE5pS29NUlhtV0pXcWh6VGl0Qk9hNmdZUEFxbWp1?= =?utf-8?B?VXVmTFlsd3BiZWJnY0pGNjVvVVkzNUg4RklVM0pBRUtFTTA1T2tQOFNGSG9D?= =?utf-8?B?OWgxeXhUcElmbWM1U1dONVlPM0Y4dWs4YnVwcUF4dytGUVB5cVZUamsvUk1s?= =?utf-8?B?Si8xSzJPUzY1WXdsYzAzYlJuYnhUc1dHMGZFT3RzbHJLUHQ0UGRscTFpUWZQ?= =?utf-8?B?Uk1Idm4vV1RaQ1pHcjEzbjJXMzNwRjdtcG5BTnJmNGVvd0k1RWQ2QnVpV1JW?= =?utf-8?B?L252MWNxYVVNRm10MVFUYW03WDdMTTJNR0dkaElMMUpJaGR0RU9uSmZGVkpl?= =?utf-8?B?RnNnM2h5b09UOUwwVXdzYm9MaVVodEpjeTZOeVFWSVRaYUV4U3dYWEZnQWNh?= =?utf-8?B?L1R1NzFVZzVSV1UyK0sxUVF3U0FZVy9MQVRCWEpnV1QxR0o2WU42MnRsRUJl?= =?utf-8?B?T1daZCtjaDM4eW9wbndXS2Vhc1hKV0QvYzdtZ2Z4Wk85Q3RJNjVYeU9BS3Yv?= =?utf-8?B?RnE3Qy9YWWFwa3JlblF3ZWViR2E1UWFxR0xoaE1MZ0szNVh6aHZTL0JPRHNL?= =?utf-8?B?RVAyVGtUN1MrREFDL2JOUU9hbFJpdnk1ZDRNWXJqSi91SUtOQ0k3bFFLTi9U?= =?utf-8?B?N1oxZnJvN214WTlJc2FjZEhiOC9uSXBtV2pHa0pWM250bEZzNzY3emtHc3ZQ?= =?utf-8?B?T28rT1IvL2hRbno0QkhGSTZsU0o2aVl6a1g3OHBsOUVOZ2JPaXNvTDd2TFl1?= =?utf-8?B?dEV6ak9WMllVRFRoOHJoZzhhNHR0dnZqSW9uNnZsbnBiUmszOXFITEhKRW5t?= =?utf-8?B?dVhXY3RtQmZVM3YzYWdVdFhEME5sVTllRit3Y3A0akxYSmNHOWo3clJXeTBw?= =?utf-8?B?eEZBajlrN3c2Y2VTeTJRZHVIUmdVZFFvVnB5S0dkZm9kTnZISVl5a3lFNERS?= =?utf-8?Q?7oOw=3D?= X-Forefront-Antispam-Report: CIP:198.47.21.195;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:flwvzet201.ext.ti.com;PTR:ErrorRetry;CAT:NONE;SFS:(13230040)(36860700013)(34020700016)(1800799024)(376014)(7416014)(82310400026);DIR:OUT;SFP:1101; X-OriginatorOrg: ti.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Nov 2025 15:46:52.3535 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: abd1aa6c-0bee-4eb2-8c7a-08de1c828a46 X-MS-Exchange-CrossTenant-Id: e5b49634-450b-4709-8abb-1e2b19b982b7 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=e5b49634-450b-4709-8abb-1e2b19b982b7;Ip=[198.47.21.195];Helo=[flwvzet201.ext.ti.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EDD7.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR10MB4832 Add the binding for TI's AM62L family of devices. Reviewed-by: Dhruva Gole Acked-by: Krzysztof Kozlowski Signed-off-by: Bryan Brattlof --- Changes in v1: - separated out devicetree bindings --- Documentation/devicetree/bindings/arm/ti/k3.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/ti/k3.yaml b/Documentati= on/devicetree/bindings/arm/ti/k3.yaml index 2e15029dbc67760b34104ce20e512377b7da54e1..0c98235868d4775bccbd26c591d= b247d209421f2 100644 --- a/Documentation/devicetree/bindings/arm/ti/k3.yaml +++ b/Documentation/devicetree/bindings/arm/ti/k3.yaml @@ -37,6 +37,12 @@ properties: - const: phytec,am62a-phycore-som - const: ti,am62a7 =20 + - description: K3 AM62L3 SoC and Boards + items: + - enum: + - ti,am62l3-evm + - const: ti,am62l3 + - description: K3 AM62P5 SoC and Boards items: - enum: --=20 2.50.1 From nobody Thu Dec 18 03:19:10 2025 Received: from DM5PR21CU001.outbound.protection.outlook.com (mail-centralusazon11011067.outbound.protection.outlook.com [52.101.62.67]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7B7B7338F38; Wed, 5 Nov 2025 15:47:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.62.67 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762357628; cv=fail; b=n9zqHOTIya/xWjLeeCaEBZwUPNA5MKBh5fr0dGfxhLUzuWti2n1RgQ9XEzn86KP+Z5NsFswW5WOU+WRx80n2PXNGDqQG30FuGOZQlrwxNOMPMu/NId5E1cwl54Lfjb2is4/GdutOZMu+oPlfq+6NnnTwMupvnaCYGbBYhJQFCbw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762357628; c=relaxed/simple; bh=HLSe0V/aaV3UYz3R+2Lbeo5CHvDaJajbNDS4rcpVKCM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=piedEXdkL+MrnMWkwxjHtI03wgu1ujcTrkb7QGbhLtMb+zJTswycdxhaK/EkOt1gSgivwq9n8gU6AA4TKtgyItscn0OJIKe3eEOsJ7nRlWsf+ItUnWCHU1cyT4kCUB88wDsvKFn4JVxYn0j79inNevbhIpjBRerp1IQo6IRidlA= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=NjuJilWY; arc=fail smtp.client-ip=52.101.62.67 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="NjuJilWY" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=H3tRUS/M4Pge2mnuM4ai7eX5XD4S+c9A6M5NSvtsnxtvISP7u/GElaEkAl+CIrp/sC9EBqHbdQbktidyf5qCmqo4iSXoS1khURL7rh1Kc0aXYoK+Gop4Elc3s1C0jDk/THEQKxsZwjCrExtQUUD7gWgOVt/oBhZwyoeLyXJ5ULQf7ioQOkFNrtgResjUnDWWOL1hmTmaCGdsU4t0ci7+MFYFrY8cEwP2IB39aAH1/G43pzdmT0gEuByHsREEPYf1QYV6iJrAW3XcRifhM07d0BCWnXi5JWOTWBl7iwJyDRWgENKqRLBaF7gCoXqHE0HkvZMwmYm0wgfyuIDaFg7ixw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=h962CRkL+ysz6qrjulF5cjWF6J9POgfjZSQqPYVjs1k=; b=vMbQFOb/ABouGvZAYj9Ni/pi16d5yOpHzt89OmPwrGA30sQu4EXytcAYCQyJjTJP4C6OKZS4JTykRwhCR8FO5AWWVVlTajGfUyZsS6zJsKCYTa+Ygaz8o2SB3+gd+T3zDV63LARxmg9bhsr6O9TnaylZKjzj2u3HNoOES+ZnNthy2AHJSiIwAVVC2DsxuVnb2j5lSV/lAVW6SUAL4/sJ3cpy3OB1Rp0AIBkP4XmCS3iu4pgeAKLOqrcXg7XjdsVNcLdqbzvLGyjoAwPcGKZUC/BhERZ8UtJ0MK89rETNBniftCpYcHGajJnX9R9i2SEHJU9vcvQb5zTCelQE8pem6A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 198.47.23.195) smtp.rcpttodomain=atomide.com smtp.mailfrom=ti.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=ti.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=h962CRkL+ysz6qrjulF5cjWF6J9POgfjZSQqPYVjs1k=; b=NjuJilWYk8+wAjTKIaycq1wuNnqEsbU1H6g3hJUz8XSndQ7lptJKCPrh3hCW8J9jpDH1AMw85sYG+nd2bY3XLJ2+M+lqyOBlsSgP+OdYp1EYACjFkayMgBEEXvOHQO4AYuh7x+gk0425rjGoHfnDkNIzyqVGki5KCwnUe9caowY= Received: from BN0PR03CA0011.namprd03.prod.outlook.com (2603:10b6:408:e6::16) by DS4PPFAEF42CAE1.namprd10.prod.outlook.com (2603:10b6:f:fc00::d40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.7; Wed, 5 Nov 2025 15:46:56 +0000 Received: from BN1PEPF00006003.namprd05.prod.outlook.com (2603:10b6:408:e6:cafe::bf) by BN0PR03CA0011.outlook.office365.com (2603:10b6:408:e6::16) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9298.7 via Frontend Transport; Wed, 5 Nov 2025 15:46:53 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 198.47.23.195) smtp.mailfrom=ti.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ti.com; Received-SPF: Pass (protection.outlook.com: domain of ti.com designates 198.47.23.195 as permitted sender) receiver=protection.outlook.com; client-ip=198.47.23.195; helo=lewvzet201.ext.ti.com; pr=C Received: from lewvzet201.ext.ti.com (198.47.23.195) by BN1PEPF00006003.mail.protection.outlook.com (10.167.243.235) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.6 via Frontend Transport; Wed, 5 Nov 2025 15:46:55 +0000 Received: from DLEE211.ent.ti.com (157.170.170.113) by lewvzet201.ext.ti.com (10.4.14.104) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 5 Nov 2025 09:46:46 -0600 Received: from DLEE215.ent.ti.com (157.170.170.118) by DLEE211.ent.ti.com (157.170.170.113) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 5 Nov 2025 09:46:46 -0600 Received: from lelvem-mr06.itg.ti.com (10.180.75.8) by DLEE215.ent.ti.com (157.170.170.118) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Wed, 5 Nov 2025 09:46:46 -0600 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvem-mr06.itg.ti.com (8.18.1/8.18.1) with ESMTP id 5A5FkkXM3944727; Wed, 5 Nov 2025 09:46:46 -0600 From: Bryan Brattlof Date: Wed, 5 Nov 2025 09:46:43 -0600 Subject: [PATCH v8 2/3] arm64: dts: ti: k3-am62l: add initial infrastructure Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251105-am62lx-v8-2-496f353e8237@ti.com> References: <20251105-am62lx-v8-0-496f353e8237@ti.com> In-Reply-To: <20251105-am62lx-v8-0-496f353e8237@ti.com> To: Nishanth Menon , Vignesh Raghavendra , "Andrew Davis" , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , "Tony Lindgren" CC: , , , Sascha Hauer , , Bryan Brattlof , Dhruva Gole X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=30096; i=bb@ti.com; h=from:subject:message-id; bh=XdzSspuPw9vVmPnBN2ufG7WchGTRk/evCM90SFWosTo=; b=owNCWmg5MUFZJlNZrjRevAAAYf///v/503//i3j8lcyjtOunvw//+f3ff/fjx//bmvje6d8wA RsZpA0NAA9QaAA0A0DQBiA0aZAwjIyMmg0AAA0DTTCBoDI09TEDTJo9I9JtMkOTQGhoaZAGgDJo DT1ADIAB+qMhhAPSPUDQAyBiekAMg9Q0aG1MgYmgxANAzVD1AZA0aNNAGjE00BpoyGgaaMI000A yABhMTQwTIABoAxGmQZAGmgGg0DDNRBpVCYIcWIJYwqgMzULqQMPGiQrMJp1ATWNdJoH3gAkeVJ +ioSCKYVyLV9oFxI4j+QjMVhMYBTIpaEqXytjDJmi+t7YVhFzZSiCxHEeIjAplxGi5U9DtCyVyw 7lpt2DPpGtqBkn1xVTeSzhDnweCmk6E6PMpvDBFIHezzLTvAICWcvLJBIP9uv3ExAMWcD2o0qNz VyjnWaI+/9tb1slYqfmFgehcvh1vpYnNKn+g+FRcu3FsGSelKr7pcRi59NrDpATey6ddkayYzhW oB8WjufUUeD/N1AHhyPrRO3+kEJHCdwoPx5trIALVDV7jjrxZERsF39RRrqJy4onyK7uoULj7SX PFnnM8X/D4YzJJ85GKnAMmHBeA+AcTH1/Cuda1Y4J8e1uU2CpglL+8+nFOd2jtem85Xm/lpMg/A MNIATAz24/xdyRThQkK40XrwA== X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN1PEPF00006003:EE_|DS4PPFAEF42CAE1:EE_ X-MS-Office365-Filtering-Correlation-Id: db4d605f-5308-478f-4ade-08de1c828c36 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|34020700016|7416014|376014|82310400026|36860700013|13003099007; X-Microsoft-Antispam-Message-Info: =?utf-8?B?UzlMUTdiUzlvdk5tVlQvUk45QythUE1uNXpVbFA3UlhqaERseUY4aWM3M2Fx?= =?utf-8?B?ZVdscmNDQVZYc2J5RHB6MTN6eW1iNEhIQm4wR0J5Q2dYM0VNazJ1UnBzR29r?= =?utf-8?B?YzdrNWg3bncybm1ad1dvS2Z4eFVnK2dEd25JUVNiN2ExWFZVcHNoOWJ6SW4y?= =?utf-8?B?WUVEZCtqY2ZSNC93MzJRSmNERlBpbFZqeW4wRWs1aEpFSmlZTHNNOHdpQ1pT?= =?utf-8?B?RUlHcm00YldBQ3daalI0YStiV3J2NmFrbnA3Z0hmL2g4V2twUHdTOUhhdTBj?= =?utf-8?B?OWY4akM3TXg1RnFKOUxRQ3d3bzV5amdzcjlVREZKRWNsVVNlSG9VL2hGVlBY?= =?utf-8?B?cmZCeTM3QnAyT2d3cjFlc0s1ajhmU1MzYXlLWk1lWDd2MjVOVmlnU05ldGFB?= =?utf-8?B?eWdpOHJPOVo3cFFrMnBzdW9hU2VaS3NoN0poOTduTnlNK1RtY092RmEyZ0pR?= =?utf-8?B?MVhoc2FYTllzY2ppOVJDSVN5b3pVNFMzd1l3RkV1ellyakZsQlY3V1VwU0lY?= =?utf-8?B?S3JUWGN2dzQ3S0xnQ2x4Mm9GYUNKL3BVUnBFTEZqSEdsKzNIKzJvaGh2dGkz?= =?utf-8?B?ZGVTSlZZeHZPZE1TUEpvN0FSUk5EdmM3R0pGblI5aVE5Q2YzcU5EMUx1ckgr?= =?utf-8?B?S3AvMlNGcHZ5SENOYlliZGM4bHBGbmd0REgrdW40QXlzVnhkWG04N1BXZm8z?= =?utf-8?B?WXcrVklZM3lRK2hJTDIzWm9BOENMY1IvVTh3MFJBMTVMZmRuOVVKblgvK1Vt?= =?utf-8?B?Z2MreWJaTUJZY0pZTkhqNmlWdDJWVEwxQUptckFKaFQ4bXVYdkNGNnhiOTd4?= =?utf-8?B?SndMNlNEZVFzdWU3VmZ3NWVON2tSSDg0b1ppMDFSSWtVSnlxZ0xXTmdwOFM5?= =?utf-8?B?cVNvMWxGcWpQOVBrcytoaDhjYXhpTkJyWFhoTEVqckkvV2lobGU0UFhibXNM?= =?utf-8?B?bU5rS2ozSHJZeFNveWlVWm5zZmoxUTBISHcxWkI1USsvbGlKejk0RDNscVdE?= =?utf-8?B?Ly9pVnVVWXNFSzBVMzVlVzNubTcvWExEWjJvbTdyQTZIYThRQkl5UGlWTE9n?= =?utf-8?B?RVZlYXhyUVNEZk1QdzVWSm5LOGNEd1BiMmpmSWxaYWtsa3NobTY0NGRXL2Vm?= =?utf-8?B?bnFZaTJvc29ldzVDMmlPYmcvOVFJMVIzRVlGcnF3UFZhSWx4NDFSTWRQVmFU?= =?utf-8?B?OHI5V1JOeCs1TGV1N0l2aXZPWHh3RlhDN0FSMW1qK0swVmtjYjRGOXBWcEV3?= =?utf-8?B?U2F6WHpRd2xrMW10Y0VEa3dSREY0bFJwOGdlSjJvbjdkNWw1VlllQlVvU3JV?= =?utf-8?B?UnN2ZGh4V1NlSEtpOTM1SkptSUZIZ2hpL1RFRStocy8rVllpZXVvaTc5Tmtu?= =?utf-8?B?bThCb3kwRjZkbnd0QWUxY2tuRVNxa21xS2JpODNxUHdIUVg2ZUlhRmpYY25p?= =?utf-8?B?bzlpUTZiemFYSUt5Rks5NjNyVzdjUUx3WDg1MWJlQjI3dTI1bEFWdHJNQ0Zr?= =?utf-8?B?dnRhVTFuMVNFVkI2RlVqY213OXllblRhclR0MUxKMzk0a0pDUWs5NUhPa1F3?= =?utf-8?B?OWFsMCt4TW51TjJHVnY5OEd6YnFuc0l5SkFxYXlFTDQxYkRtejYyVXhWeWJq?= =?utf-8?B?MEFraGFGbTE1Wm1XQ2c5QWpUL2RxYTRjdUxKTzArdVBDeWwyMG1zOHZ2Uk9P?= =?utf-8?B?SHVFSG9CejdkMXJrV0dZYjFsc3pjR2FDeVdaaENpR0o3UVFkVkMrcktua1Vo?= =?utf-8?B?OG1EVWE5VkVtMEoyMWRKdU9QYkVDOVJqalArZmlDMktWc2xYZWZXVGEyWGhY?= =?utf-8?B?N2RFUnRkRmRERGZnNEZmU1ZabXhrdGpUWnUvazh1WFVJMFBuVHdHa25QK2cy?= =?utf-8?B?cjhvUmt5U2UzZzRPVGxkdnZzWVpITVZoVzhMZFMrR3lrVmNEV0NRdGcvc0RZ?= =?utf-8?B?R25ZVXdNMktrQWo5eEJFUzg1U0hGaHh4ZFVBb3ZJQXlheWJlNFhISEhJZmJh?= =?utf-8?B?UTFIZTA4MTV6Q1BWZmEzZlY1d2pYWXYwbHVGakZtVW9wa0o3eU55TytHV0Rm?= =?utf-8?Q?HsQa3X?= X-Forefront-Antispam-Report: CIP:198.47.23.195;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:lewvzet201.ext.ti.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(34020700016)(7416014)(376014)(82310400026)(36860700013)(13003099007);DIR:OUT;SFP:1101; X-OriginatorOrg: ti.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Nov 2025 15:46:55.5703 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: db4d605f-5308-478f-4ade-08de1c828c36 X-MS-Exchange-CrossTenant-Id: e5b49634-450b-4709-8abb-1e2b19b982b7 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=e5b49634-450b-4709-8abb-1e2b19b982b7;Ip=[198.47.23.195];Helo=[lewvzet201.ext.ti.com] X-MS-Exchange-CrossTenant-AuthSource: BN1PEPF00006003.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS4PPFAEF42CAE1 From: Vignesh Raghavendra Add the initial infrastructure needed for the AM62L. ALl of which can be found in the Technical Reference Manual (TRM) located here: https://www.ti.com/lit/pdf/sprujb4 Signed-off-by: Vignesh Raghavendra Reviewed-by: Dhruva Gole Signed-off-by: Bryan Brattlof --- Changes in v8 - Enabled &gpio0 and &gpio1 by default Changes in v7: - Removed dss{} node until binding doc can be updated Changes in v4: - Corrected Copyright year - Used 'ranges' property in the fss{} node Changes in v3: - Added more nodes now that the SCMI interface is ready Changes in v1: - switched to non-direct links to TRM updates are automatic - fixed white space indent issues with a few nodes - separated out device tree bindings --- arch/arm64/boot/dts/ti/k3-am62l-main.dtsi | 580 ++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/ti/k3-am62l-wakeup.dtsi | 141 +++++++ arch/arm64/boot/dts/ti/k3-am62l.dtsi | 118 ++++++ arch/arm64/boot/dts/ti/k3-am62l3.dtsi | 67 ++++ arch/arm64/boot/dts/ti/k3-pinctrl.h | 2 + 5 files changed, 908 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62l-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-am62l-main.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..883beb76ba9c48c87e256b0d72e= 7f938239d0a4f --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am62l-main.dtsi @@ -0,0 +1,580 @@ +// SPDX-License-Identifier: GPL-2.0-only or MIT +/* + * Device Tree file for the AM62L main domain peripherals + * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/ + * + * Technical Reference Manual: https://www.ti.com/lit/pdf/sprujb4 + */ + +&cbass_main { + gic500: interrupt-controller@1800000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x00 0x01800000 0x00 0x10000>, /* GICD */ + <0x00 0x01840000 0x00 0xc0000>, /* GICR */ + <0x01 0x00000000 0x00 0x2000>, /* GICC */ + <0x01 0x00010000 0x00 0x1000>, /* GICH */ + <0x01 0x00020000 0x00 0x2000>; /* GICV */ + ranges; + #address-cells =3D <2>; + #size-cells =3D <2>; + #interrupt-cells =3D <3>; + interrupt-controller; + /* + * vcpumntirq: + * virtual CPU interface maintenance interrupt + */ + interrupts =3D ; + + gic_its: msi-controller@1820000 { + compatible =3D "arm,gic-v3-its"; + reg =3D <0x00 0x01820000 0x00 0x10000>; + socionext,synquacer-pre-its =3D <0x1000000 0x400000>; + msi-controller; + #msi-cells =3D <1>; + }; + }; + + gpio0: gpio@600000 { + compatible =3D "ti,am64-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00600000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gic500>; + interrupts =3D , + , + , + , + , + , + , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + power-domains =3D <&scmi_pds 34>; + clocks =3D <&scmi_clk 140>; + clock-names =3D "gpio"; + ti,ngpio =3D <126>; + ti,davinci-gpio-unbanked =3D <0>; + }; + + gpio2: gpio@610000 { + compatible =3D "ti,am64-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x00610000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gic500>; + interrupts =3D , + , + , + , + , + , + , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + power-domains =3D <&scmi_pds 35>; + clocks =3D <&scmi_clk 141>; + clock-names =3D "gpio"; + ti,ngpio =3D <79>; + ti,davinci-gpio-unbanked =3D <0>; + }; + + timer0: timer@2400000 { + compatible =3D "ti,am654-timer"; + reg =3D <0x00 0x2400000 0x00 0x400>; + interrupts =3D ; + clocks =3D <&scmi_clk 58>; + clock-names =3D "fck"; + power-domains =3D <&scmi_pds 15>; + ti,timer-pwm; + }; + + timer1: timer@2410000 { + compatible =3D "ti,am654-timer"; + reg =3D <0x00 0x2410000 0x00 0x400>; + interrupts =3D ; + clocks =3D <&scmi_clk 63>; + clock-names =3D "fck"; + power-domains =3D <&scmi_pds 16>; + ti,timer-pwm; + }; + + timer2: timer@2420000 { + compatible =3D "ti,am654-timer"; + reg =3D <0x00 0x2420000 0x00 0x400>; + interrupts =3D ; + clocks =3D <&scmi_clk 77>; + clock-names =3D "fck"; + power-domains =3D <&scmi_pds 17>; + ti,timer-pwm; + }; + + timer3: timer@2430000 { + compatible =3D "ti,am654-timer"; + reg =3D <0x00 0x2430000 0x00 0x400>; + interrupts =3D ; + clocks =3D <&scmi_clk 82>; + clock-names =3D "fck"; + power-domains =3D <&scmi_pds 18>; + ti,timer-pwm; + }; + + uart0: serial@2800000 { + compatible =3D "ti,am64-uart", "ti,am654-uart"; + reg =3D <0x00 0x02800000 0x00 0x100>; + interrupts =3D ; + power-domains =3D <&scmi_pds 89>; + clocks =3D <&scmi_clk 358>; + clock-names =3D "fclk"; + status =3D "disabled"; + }; + + uart1: serial@2810000 { + compatible =3D "ti,am64-uart", "ti,am654-uart"; + reg =3D <0x00 0x02810000 0x00 0x100>; + interrupts =3D ; + power-domains =3D <&scmi_pds 77>; + clocks =3D <&scmi_clk 312>; + clock-names =3D "fclk"; + status =3D "disabled"; + }; + + uart2: serial@2820000 { + compatible =3D "ti,am64-uart", "ti,am654-uart"; + reg =3D <0x00 0x02820000 0x00 0x100>; + interrupts =3D ; + power-domains =3D <&scmi_pds 78>; + clocks =3D <&scmi_clk 314>; + clock-names =3D "fclk"; + status =3D "disabled"; + }; + + uart3: serial@2830000 { + compatible =3D "ti,am64-uart", "ti,am654-uart"; + reg =3D <0x00 0x02830000 0x00 0x100>; + interrupts =3D ; + power-domains =3D <&scmi_pds 79>; + clocks =3D <&scmi_clk 316>; + clock-names =3D "fclk"; + status =3D "disabled"; + }; + + uart4: serial@2840000 { + compatible =3D "ti,am64-uart", "ti,am654-uart"; + reg =3D <0x00 0x02840000 0x00 0x100>; + interrupts =3D ; + power-domains =3D <&scmi_pds 80>; + clocks =3D <&scmi_clk 318>; + clock-names =3D "fclk"; + status =3D "disabled"; + }; + + uart5: serial@2850000 { + compatible =3D "ti,am64-uart", "ti,am654-uart"; + reg =3D <0x00 0x02850000 0x00 0x100>; + interrupts =3D ; + power-domains =3D <&scmi_pds 81>; + clocks =3D <&scmi_clk 320>; + clock-names =3D "fclk"; + status =3D "disabled"; + }; + + uart6: serial@2860000 { + compatible =3D "ti,am64-uart", "ti,am654-uart"; + reg =3D <0x00 0x02860000 0x00 0x100>; + interrupts =3D ; + power-domains =3D <&scmi_pds 82>; + clocks =3D <&scmi_clk 322>; + clock-names =3D "fclk"; + status =3D "disabled"; + }; + + conf: bus@9000000 { + compatible =3D "simple-bus"; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0x00 0x00 0x09000000 0x380000>; + + phy_gmii_sel: phy@1be000 { + compatible =3D "ti,am654-phy-gmii-sel"; + reg =3D <0x1be000 0x8>; + #phy-cells =3D <1>; + }; + + epwm_tbclk: clock-controller@1e9100 { + compatible =3D "ti,am62-epwm-tbclk"; + reg =3D <0x1e9100 0x4>; + #clock-cells =3D <1>; + }; + }; + + usbss0: dwc3-usb@f900000 { + compatible =3D "ti,am62-usb"; + reg =3D <0x00 0x0f900000 0x00 0x800>, + <0x00 0x0f908000 0x00 0x400>; + clocks =3D <&scmi_clk 331>; + clock-names =3D "ref"; + ti,syscon-phy-pll-refclk =3D <&usb_phy_ctrl 0x0>; + #address-cells =3D <2>; + #size-cells =3D <2>; + power-domains =3D <&scmi_pds 95>; + ranges; + status =3D "disabled"; + + usb0: usb@31000000 { + compatible =3D "snps,dwc3"; + reg =3D <0x00 0x31000000 0x00 0x50000>; + interrupts =3D , /* irq.0 */ + ; /* irq.0 */ + interrupt-names =3D "host", "peripheral"; + maximum-speed =3D "high-speed"; + dr_mode =3D "otg"; + snps,usb2-gadget-lpm-disable; + snps,usb2-lpm-disable; + }; + }; + + usbss1: dwc3-usb@f910000 { + compatible =3D "ti,am62-usb"; + reg =3D <0x00 0x0f910000 0x00 0x800>, + <0x00 0x0f918000 0x00 0x400>; + clocks =3D <&scmi_clk 338>; + clock-names =3D "ref"; + ti,syscon-phy-pll-refclk =3D <&usb_phy_ctrl 0x4>; + #address-cells =3D <2>; + #size-cells =3D <2>; + power-domains =3D <&scmi_pds 96>; + ranges; + status =3D "disabled"; + + usb1: usb@31100000 { + compatible =3D "snps,dwc3"; + reg =3D <0x00 0x31100000 0x00 0x50000>; + interrupts =3D , /* irq.0 */ + ; /* irq.0 */ + interrupt-names =3D "host", "peripheral"; + maximum-speed =3D "high-speed"; + dr_mode =3D "otg"; + snps,usb2-gadget-lpm-disable; + snps,usb2-lpm-disable; + }; + }; + + sdhci1: mmc@fa00000 { + compatible =3D "ti,j721e-sdhci-4bit"; + reg =3D <0x00 0x0fa00000 0x00 0x1000>, + <0x00 0x0fa08000 0x00 0x400>; + interrupts =3D ; + power-domains =3D <&scmi_pds 26>; + clocks =3D <&scmi_clk 106>, <&scmi_clk 109>; + clock-names =3D "clk_ahb", "clk_xin"; + assigned-clocks =3D <&scmi_clk 109>; + bus-width =3D <4>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-legacy =3D <0x0>; + status =3D "disabled"; + }; + + sdhci0: mmc@fa10000 { + compatible =3D "ti,am62-sdhci"; + reg =3D <0x00 0xfa10000 0x00 0x1000>, + <0x00 0xfa18000 0x00 0x400>; + interrupts =3D ; + power-domains =3D <&scmi_pds 28>; + clocks =3D <&scmi_clk 122>, <&scmi_clk 125>; + clock-names =3D "clk_ahb", "clk_xin"; + assigned-clocks =3D <&scmi_clk 125>; + bus-width =3D <8>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,otap-del-sel-mmc-hs =3D <0x0>; + ti,otap-del-sel-hs200 =3D <0x6>; + status =3D "disabled"; + }; + + sdhci2: mmc@fa20000 { + compatible =3D "ti,am62-sdhci"; + reg =3D <0x00 0x0fa20000 0x00 0x1000>, + <0x00 0x0fa28000 0x00 0x400>; + interrupts =3D ; + power-domains =3D <&scmi_pds 27>; + clocks =3D <&scmi_clk 114>, <&scmi_clk 117>; + clock-names =3D "clk_ahb", "clk_xin"; + assigned-clocks =3D <&scmi_clk 117>; + bus-width =3D <4>; + ti,clkbuf-sel =3D <0x7>; + ti,otap-del-sel-legacy =3D <0x0>; + ti,itap-del-sel-legacy =3D <0x0>; + status =3D "disabled"; + }; + + i2c0: i2c@20000000 { + compatible =3D "ti,am64-i2c", "ti,omap4-i2c"; + reg =3D <0x00 0x20000000 0x00 0x100>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 53>; + clocks =3D <&scmi_clk 246>; + clock-names =3D "fck"; + status =3D "disabled"; + }; + + i2c1: i2c@20010000 { + compatible =3D "ti,am64-i2c", "ti,omap4-i2c"; + reg =3D <0x00 0x20010000 0x00 0x100>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 54>; + clocks =3D <&scmi_clk 250>; + clock-names =3D "fck"; + status =3D "disabled"; + }; + + i2c2: i2c@20020000 { + compatible =3D "ti,am64-i2c", "ti,omap4-i2c"; + reg =3D <0x00 0x20020000 0x00 0x100>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 55>; + clocks =3D <&scmi_clk 254>; + clock-names =3D "fck"; + status =3D "disabled"; + }; + + i2c3: i2c@20030000 { + compatible =3D "ti,am64-i2c", "ti,omap4-i2c"; + reg =3D <0x00 0x20030000 0x00 0x100>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 56>; + clocks =3D <&scmi_clk 258>; + clock-names =3D "fck"; + status =3D "disabled"; + }; + + mcan0: can@20701000 { + compatible =3D "bosch,m_can"; + reg =3D <0x00 0x20701000 0x00 0x200>, + <0x00 0x20708000 0x00 0x8000>; + reg-names =3D "m_can", "message_ram"; + power-domains =3D <&scmi_pds 47>; + clocks =3D <&scmi_clk 179>, <&scmi_clk 178>; + clock-names =3D "hclk", "cclk"; + interrupts =3D , + ; + interrupt-names =3D "int0", "int1"; + bosch,mram-cfg =3D <0x0 128 64 64 64 64 32 32>; + status =3D "disabled"; + }; + + mcan1: can@20711000 { + compatible =3D "bosch,m_can"; + reg =3D <0x00 0x20711000 0x00 0x200>, + <0x00 0x20718000 0x00 0x8000>; + reg-names =3D "m_can", "message_ram"; + power-domains =3D <&scmi_pds 48>; + clocks =3D <&scmi_clk 185>, <&scmi_clk 184>; + clock-names =3D "hclk", "cclk"; + interrupts =3D , + ; + interrupt-names =3D "int0", "int1"; + bosch,mram-cfg =3D <0x0 128 64 64 64 64 32 32>; + status =3D "disabled"; + }; + + mcan2: can@20721000 { + compatible =3D "bosch,m_can"; + reg =3D <0x00 0x20721000 0x00 0x200>, + <0x00 0x20728000 0x00 0x8000>; + reg-names =3D "m_can", "message_ram"; + power-domains =3D <&scmi_pds 49>; + clocks =3D <&scmi_clk 191>, <&scmi_clk 190>; + clock-names =3D "hclk", "cclk"; + interrupts =3D , + ; + interrupt-names =3D "int0", "int1"; + bosch,mram-cfg =3D <0x0 128 64 64 64 64 32 32>; + status =3D "disabled"; + }; + + spi0: spi@20100000 { + compatible =3D "ti,am654-mcspi", "ti,omap4-mcspi"; + reg =3D <0x00 0x20100000 0x00 0x400>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 72>; + clocks =3D <&scmi_clk 299>; + status =3D "disabled"; + }; + + spi1: spi@20110000 { + compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; + reg =3D <0x00 0x20110000 0x00 0x400>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 73>; + clocks =3D <&scmi_clk 302>; + status =3D "disabled"; + }; + + spi2: spi@20120000 { + compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; + reg =3D <0x00 0x20120000 0x00 0x400>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 74>; + clocks =3D <&scmi_clk 305>; + status =3D "disabled"; + }; + + spi3: spi@20130000 { + compatible =3D "ti,am654-mcspi","ti,omap4-mcspi"; + reg =3D <0x00 0x20130000 0x00 0x400>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 75>; + clocks =3D <&scmi_clk 308>; + status =3D "disabled"; + }; + + epwm0: pwm@23000000 { + compatible =3D "ti,am64-epwm", "ti,am3352-ehrpwm"; + reg =3D <0x00 0x23000000 0x00 0x100>; + power-domains =3D <&scmi_pds 40>; + clocks =3D <&epwm_tbclk 0>, <&scmi_clk 164>; + clock-names =3D "tbclk", "fck"; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + epwm1: pwm@23010000 { + compatible =3D "ti,am64-epwm", "ti,am3352-ehrpwm"; + reg =3D <0x00 0x23010000 0x00 0x100>; + power-domains =3D <&scmi_pds 41>; + clocks =3D <&epwm_tbclk 1>, <&scmi_clk 165>; + clock-names =3D "tbclk", "fck"; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + epwm2: pwm@23020000 { + compatible =3D "ti,am64-epwm", "ti,am3352-ehrpwm"; + reg =3D <0x00 0x23020000 0x00 0x100>; + power-domains =3D <&scmi_pds 42>; + clocks =3D <&epwm_tbclk 2>, <&scmi_clk 166>; + clock-names =3D "tbclk", "fck"; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + ecap0: pwm@23100000 { + compatible =3D "ti,am3352-ecap"; + reg =3D <0x00 0x23100000 0x00 0x100>; + power-domains =3D <&scmi_pds 23>; + clocks =3D <&scmi_clk 99>; + clock-names =3D "fck"; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + ecap1: pwm@23110000 { + compatible =3D "ti,am3352-ecap"; + reg =3D <0x00 0x23110000 0x00 0x100>; + power-domains =3D <&scmi_pds 24>; + clocks =3D <&scmi_clk 100>; + clock-names =3D "fck"; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + ecap2: pwm@23120000 { + compatible =3D "ti,am3352-ecap"; + reg =3D <0x00 0x23120000 0x00 0x100>; + power-domains =3D <&scmi_pds 25>; + clocks =3D <&scmi_clk 101>; + clock-names =3D "fck"; + #pwm-cells =3D <3>; + status =3D "disabled"; + }; + + eqep0: counter@23200000 { + compatible =3D "ti,am62-eqep"; + reg =3D <0x00 0x23200000 0x00 0x100>; + power-domains =3D <&scmi_pds 29>; + clocks =3D <&scmi_clk 127>; + interrupts =3D ; + status =3D "disabled"; + }; + + eqep1: counter@23210000 { + compatible =3D "ti,am62-eqep"; + reg =3D <0x00 0x23210000 0x00 0x100>; + power-domains =3D <&scmi_pds 30>; + clocks =3D <&scmi_clk 128>; + interrupts =3D ; + status =3D "disabled"; + }; + + eqep2: counter@23220000 { + compatible =3D "ti,am62-eqep"; + reg =3D <0x00 0x23220000 0x00 0x100>; + power-domains =3D <&scmi_pds 31>; + clocks =3D <&scmi_clk 129>; + interrupts =3D ; + status =3D "disabled"; + }; + + elm0: ecc@25010000 { + compatible =3D "ti,am64-elm"; + reg =3D <0x00 0x25010000 0x00 0x2000>; + interrupts =3D ; + power-domains =3D <&scmi_pds 25>; + clocks =3D <&scmi_clk 102>; + clock-names =3D "fck"; + status =3D "disabled"; + }; + + gpmc0: memory-controller@3b000000 { + compatible =3D "ti,am64-gpmc"; + power-domains =3D <&scmi_pds 37>; + clocks =3D <&scmi_clk 149>; + clock-names =3D "fck"; + reg =3D <0x00 0x3b000000 0x00 0x400>, + <0x00 0x50000000 0x00 0x8000000>; + reg-names =3D "cfg", "data"; + interrupts =3D ; + gpmc,num-cs =3D <3>; + gpmc,num-waitpins =3D <2>; + #address-cells =3D <2>; + #size-cells =3D <1>; + interrupt-controller; + #interrupt-cells =3D <2>; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "disabled"; + }; + + oc_sram: sram@70800000 { + compatible =3D "mmio-sram"; + reg =3D <0x00 0x70800000 0x00 0x10000>; + ranges =3D <0x00 0x00 0x70800000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + scmi_shmem: sram@0 { + compatible =3D "arm,scmi-shmem"; + reg =3D <0x00 0x100>; + bootph-all; + }; + }; +}; diff --git a/arch/arm64/boot/dts/ti/k3-am62l-wakeup.dtsi b/arch/arm64/boot/= dts/ti/k3-am62l-wakeup.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..494b299a0e651da992966f09db1= 89302d9ca6ab2 --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am62l-wakeup.dtsi @@ -0,0 +1,141 @@ +// SPDX-License-Identifier: GPL-2.0-only or MIT +/* + * Device Tree file for the AM62L wakeup domain peripherals + * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/ + * + * Technical Reference Manual: https://www.ti.com/lit/pdf/sprujb4 + */ + +#include + +&cbass_wakeup { + vtm0: temperature-sensor@b00000 { + compatible =3D "ti,j7200-vtm"; + reg =3D <0x00 0xb00000 0x00 0x400>, + <0x00 0xb01000 0x00 0x400>; + power-domains =3D <&scmi_pds 46>; + #thermal-sensor-cells =3D <1>; + }; + + pmx0: pinctrl@4084000 { + compatible =3D "ti,am62l-padconf", "pinctrl-single"; + reg =3D <0x00 0x4084000 0x00 0x24c>; + pinctrl-single,register-width =3D <32>; + pinctrl-single,function-mask =3D <0xffffffff>; + #pinctrl-cells =3D <1>; + }; + + wkup_gpio0: gpio@4201000 { + compatible =3D "ti,am64-gpio", "ti,keystone-gpio"; + reg =3D <0x00 0x04201000 0x00 0x100>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-parent =3D <&gic500>; + interrupts =3D , + , + , + , + , + , + , + ; + interrupt-controller; + #interrupt-cells =3D <2>; + power-domains =3D <&scmi_pds 36>; + clocks =3D <&scmi_clk 146>; + clock-names =3D "gpio"; + ti,ngpio =3D <7>; + ti,davinci-gpio-unbanked =3D <0>; + status =3D "disabled"; + }; + + wkup_timer0: timer@2b100000 { + compatible =3D "ti,am654-timer"; + reg =3D <0x00 0x2b100000 0x00 0x400>; + interrupts =3D ; + clocks =3D <&scmi_clk 93>; + clock-names =3D "fck"; + power-domains =3D <&scmi_pds 19>; + ti,timer-pwm; + }; + + wkup_timer1: timer@2b110000 { + compatible =3D "ti,am654-timer"; + reg =3D <0x00 0x2b110000 0x00 0x400>; + interrupts =3D ; + clocks =3D <&scmi_clk 98>; + clock-names =3D "fck"; + power-domains =3D <&scmi_pds 20>; + ti,timer-pwm; + }; + + wkup_i2c0: i2c@2b200000 { + compatible =3D "ti,am64-i2c", "ti,omap4-i2c"; + reg =3D <0x00 0x2b200000 0x00 0x100>; + interrupts =3D ; + #address-cells =3D <1>; + #size-cells =3D <0>; + power-domains =3D <&scmi_pds 57>; + clocks =3D <&scmi_clk 262>; + clock-names =3D "fck"; + status =3D "disabled"; + }; + + target-module@2b300050 { + compatible =3D "ti,sysc-omap2", "ti,sysc"; + reg =3D <0x00 0x2b300050 0x00 0x4>, + <0x00 0x2b300054 0x00 0x4>, + <0x00 0x2b300058 0x00 0x4>; + reg-names =3D "rev", "sysc", "syss"; + ranges =3D <0x00 0x00 0x2b300000 0x100000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + power-domains =3D <&scmi_pds 83>; + clocks =3D <&scmi_clk 324>; + clock-names =3D "fck"; + ti,sysc-mask =3D <(SYSC_OMAP2_ENAWAKEUP | + SYSC_OMAP2_SOFTRESET | + SYSC_OMAP2_AUTOIDLE)>; + ti,sysc-sidle =3D , + , + , + ; + ti,syss-mask =3D <1>; + ti,no-reset-on-init; + status =3D "disabled"; + + wkup_uart0: serial@0 { + compatible =3D "ti,am64-uart", "ti,am654-uart"; + reg =3D <0x00 0x100>; + interrupts =3D ; + clocks =3D <&scmi_clk 324>; + assigned-clocks =3D <&scmi_clk 324>; + clock-names =3D "fclk"; + status =3D "disabled"; + }; + }; + + wkup_conf: bus@43000000 { + compatible =3D "simple-bus"; + ranges =3D <0x00 0x00 0x43000000 0x80000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + chipid: chipid@14 { + compatible =3D "ti,am654-chipid"; + reg =3D <0x14 0x4>; + bootph-all; + }; + + cpsw_mac_syscon: ethernet-mac-syscon@2000 { + compatible =3D "ti,am62p-cpsw-mac-efuse", "syscon"; + reg =3D <0x2000 0x8>; + }; + + usb_phy_ctrl: syscon@45000 { + compatible =3D "ti,am62-usb-phy-ctrl", "syscon"; + reg =3D <0x45000 0x8>; + bootph-all; + }; + }; +}; diff --git a/arch/arm64/boot/dts/ti/k3-am62l.dtsi b/arch/arm64/boot/dts/ti/= k3-am62l.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..25a5f15a8960e755cb151cb99af= 90d51861ab91b --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am62l.dtsi @@ -0,0 +1,118 @@ +// SPDX-License-Identifier: GPL-2.0-only or MIT +/* + * Device Tree Source for AM62L SoC Family + * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/ + * + * Technical Reference Manual: https://www.ti.com/lit/pdf/sprujb4 + */ + +#include +#include +#include + +#include "k3-pinctrl.h" + +/ { + model =3D "Texas Instruments K3 AM62L3 SoC"; + compatible =3D "ti,am62l3"; + interrupt-parent =3D <&gic500>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + firmware { + optee { + compatible =3D "linaro,optee-tz"; + method =3D "smc"; + }; + + psci: psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + scmi: scmi { + compatible =3D "arm,scmi-smc"; + arm,smc-id =3D <0x82004000>; + shmem =3D <&scmi_shmem>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + scmi_clk: protocol@14 { + reg =3D <0x14>; + #clock-cells =3D <1>; + bootph-all; + }; + + scmi_pds: protocol@11 { + reg =3D <0x11>; + #power-domain-cells =3D <1>; + bootph-all; + }; + }; + }; + + a53_timer0: timer-cl0-cpu0 { + compatible =3D "arm,armv8-timer"; + interrupts =3D , /* cntpsirq */ + , /* cntpnsirq */ + , /* cntvirq */ + ; /* cnthpirq */ + }; + + pmu: pmu { + compatible =3D "arm,cortex-a53-pmu"; + interrupts =3D ; + }; + + cbass_main: bus@f0000 { + compatible =3D "simple-bus"; + ranges =3D <0x00 0x00600000 0x00 0x00600000 0x00 0x00010100>, /* GPIO */ + <0x00 0x01000000 0x00 0x01000000 0x00 0x01b28400>, /* First Peripheral= Window */ + <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000400>, /* Timesync Router = */ + <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>, /* CPSW */ + <0x00 0x09000000 0x00 0x09000000 0x00 0x00400000>, /* CTRL MMRs */ + <0x00 0x0e000000 0x00 0x0e000000 0x00 0x1a001400>, /* Second Periphera= l Window */ + <0x00 0x301c0000 0x00 0x301c0000 0x00 0x00001000>, /* DPHY-TX */ + <0x00 0x30200000 0x00 0x30200000 0x00 0x0000b000>, /* DSS */ + <0x00 0x30270000 0x00 0x30270000 0x00 0x00390000>, /* DSI Wrapper */ + <0x00 0x30500000 0x00 0x30500000 0x00 0x00100000>, /* DSI Config */ + <0x00 0x31000000 0x00 0x31000000 0x00 0x00050000>, /* USB0 DWC3 Core W= indow */ + <0x00 0x31100000 0x00 0x31100000 0x00 0x00050000>, /* USB1 DWC3 Core W= indow */ + <0x00 0x3b000000 0x00 0x3b000000 0x00 0x00000400>, /* GPMC0 */ + <0x00 0x45810000 0x00 0x45810000 0x00 0x03170000>, /* DMSS */ + <0x00 0x50000000 0x00 0x50000000 0x00 0x08000000>, /* GPMC DATA */ + <0x00 0x60000000 0x00 0x60000000 0x00 0x08000000>, /* FSS DAT1 */ + <0x00 0x70800000 0x00 0x70800000 0x00 0x00018000>, /* OCSRAM */ + <0x01 0x00000000 0x01 0x00000000 0x00 0x00310000>, /* A53 PERIPHBASE */ + <0x04 0x00000000 0x04 0x00000000 0x01 0x00000000>, /* FSS DAT0 */ + <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>, /* FSS DAT3 */ + + /* Wakeup Domain Range */ + <0x00 0x00a80000 0x00 0x00a80000 0x00 0x00034000>, /* GTC */ + <0x00 0x00b00000 0x00 0x00b00000 0x00 0x00001400>, /* VTM */ + <0x00 0x04080000 0x00 0x04080000 0x00 0x00008000>, /* PDCFG */ + <0x00 0x04201000 0x00 0x04201000 0x00 0x00000100>, /* GPIO */ + <0x00 0x2b100000 0x00 0x2b100000 0x00 0x00100100>, /* Wakeup Periphera= l Window */ + <0x00 0x40800000 0x00 0x40800000 0x00 0x00014000>, /* DMA */ + <0x00 0x43000000 0x00 0x43000000 0x00 0x00080000>; /* CTRL MMRs */ + #address-cells =3D <2>; + #size-cells =3D <2>; + + cbass_wakeup: bus@43000000 { + compatible =3D "simple-bus"; + ranges =3D <0x00 0x00a80000 0x00 0x00a80000 0x00 0x00034000>, /* GTC */ + <0x00 0x00b00000 0x00 0x00b00000 0x00 0x00001400>, /* VTM */ + <0x00 0x04080000 0x00 0x04080000 0x00 0x00008000>, /* PDCFG */ + <0x00 0x04201000 0x00 0x04201000 0x00 0x00000100>, /* GPIO */ + <0x00 0x2b100000 0x00 0x2b100000 0x00 0x00100100>, /* Wakeup Peripher= al Window */ + <0x00 0x40800000 0x00 0x40800000 0x00 0x00014000>, /* DMA */ + <0x00 0x43000000 0x00 0x43000000 0x00 0x00080000>; /* CTRL MMRs */ + #address-cells =3D <2>; + #size-cells =3D <2>; + }; + }; +}; + +/* Now include peripherals for each bus segment */ +#include "k3-am62l-main.dtsi" +#include "k3-am62l-wakeup.dtsi" diff --git a/arch/arm64/boot/dts/ti/k3-am62l3.dtsi b/arch/arm64/boot/dts/ti= /k3-am62l3.dtsi new file mode 100644 index 0000000000000000000000000000000000000000..da220b85151227c63f59b2b8ec4= 8ae2ebb37e7bf --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am62l3.dtsi @@ -0,0 +1,67 @@ +// SPDX-License-Identifier: GPL-2.0-only or MIT +/* + * Device Tree file for the AM62L3 SoC family (Dual Core A53) + * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/ + * + * Technical Reference Manual: https://www.ti.com/lit/pdf/sprujb4 + */ + +/dts-v1/; + +#include "k3-am62l.dtsi" + +/ { + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu-map { + cluster0: cluster0 { + core0 { + cpu =3D <&cpu0>; + }; + + core1 { + cpu =3D <&cpu1>; + }; + }; + }; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a53"; + reg =3D <0x000>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0x8000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_0>; + }; + + cpu1: cpu@1 { + compatible =3D "arm,cortex-a53"; + reg =3D <0x001>; + device_type =3D "cpu"; + enable-method =3D "psci"; + i-cache-size =3D <0x8000>; + i-cache-line-size =3D <64>; + i-cache-sets =3D <256>; + d-cache-size =3D <0x8000>; + d-cache-line-size =3D <64>; + d-cache-sets =3D <128>; + next-level-cache =3D <&l2_0>; + }; + }; + + l2_0: l2-cache0 { + compatible =3D "cache"; + cache-unified; + cache-level =3D <2>; + cache-size =3D <0x40000>; + cache-line-size =3D <64>; + cache-sets =3D <256>; + }; +}; diff --git a/arch/arm64/boot/dts/ti/k3-pinctrl.h b/arch/arm64/boot/dts/ti/k= 3-pinctrl.h index e46f7bf527019f46fbd8bcf037467af8a55b373e..dc8e03ae74c897fc95d1fe8f0df= b42ae9c00df12 100644 --- a/arch/arm64/boot/dts/ti/k3-pinctrl.h +++ b/arch/arm64/boot/dts/ti/k3-pinctrl.h @@ -123,6 +123,8 @@ #define AM62PX_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmod= e)) #define AM62PX_MCU_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (mux= mode)) =20 +#define AM62LX_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmod= e)) + #define AM62X_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxmode= )) #define AM62X_MCU_IOPAD(pa, val, muxmode) (((pa) & 0x1fff)) ((val) | (muxm= ode)) =20 --=20 2.50.1 From nobody Thu Dec 18 03:19:10 2025 Received: from DM1PR04CU001.outbound.protection.outlook.com (mail-centralusazon11010009.outbound.protection.outlook.com [52.101.61.9]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DAD81329E5F; Wed, 5 Nov 2025 15:46:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.61.9 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762357621; cv=fail; b=QDlp4QnVfYd0tva7vRH5wbPZNM1+0mbj/a+q9Qy4XWa0ZL3/T6GdOvd/2EZRosNZSgvmSSdN3Lsg32Upank9AA5+qXZ9sbHH2pEUlAKYVxlqWCz3gxgUcuw8qGvhJDRST25KeougPUd4bQWXhwAC0kYip6swhDxL3qfY9eUEV5Y= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762357621; c=relaxed/simple; bh=NTqOQygnukthA3KL+4SB45n4QoPqVd51Gd5bMK/9bik=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=rTmcHlC1//J15n4g4kilOukctZNyRY6kNQaObpQgPxR6qzBzjqGaO/J3LmlXH40lQ+nMUx6OpTereZbkd04Ku3twWaS+n0zO4BQmfeycclqCE3zQh1M0i/h+A1YlfMs4qPAn/VKNSeAsuAhDJ5/kh/QR7Fr9LxrU099esSSv4CI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=p+Qqx0KP; arc=fail smtp.client-ip=52.101.61.9 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="p+Qqx0KP" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=OZ6rXMf38gpJ7jYL76gfcvxUmAdbwwM3U6W4BQjNjTJ9mdV+aQVwxHQyNMAe6KL7pRnfsoHOUeJnGZOFqxu3h0TFKzA/D1xn53rBeGHviMqV2nHHRYAuTGAhXUZmRMrbNp0E5Ob026TTxaFmu4dgfq+p97EGY0/kvBTReQX2Mk49cOUnRx5NE9sT70dJVMQgabT3yLgBfvTtHhgC8ZLV4sziroZm6WzRgj+vCos5T1SPPr/alAt3OOupdnR3Q+AmwEfVut+jEecz7vN88bu6fmQptT5VmQ+eNi30wb87re3D8B8l+j8s2VO5PIcwnAI5VPm4wXMLf2E4KGHpTxLpwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3RGMKkeGUerYzxjCm3t4fw9v887ybDOXxM9GwTSMsDk=; b=I2jXKDKNkQjwZR/ZzfSXzJ9dWaZIlk4sZBaCJWVVo+3IVc7RUgBJ4JlMpEpuGxVsIHVkDIKYQc1nvavU00Ed2aiepCoKKB9ds7oykeUkLW5DR4kUcM/YNSH3CeSXfGLe5xSjMfu2UtHJRsgi4sjsFtyOCOuQVJVfe2vUKtRZlb2/CRY9f/2cEzbtW6Q5oxAIbZeHdCZwMKSIvojoGz4IdH50nzjQ+iih48DEnxrCrXbnSJTXAvgpdbZqgSdIB8bJgGoIhg6haUapa8akjf4N+2G4uDMET2v73Or3CKKTsMJYD8wNx3FgpxaKwFhxpgyRGtELLdU3NNwIK683K43UCg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 198.47.23.195) smtp.rcpttodomain=atomide.com smtp.mailfrom=ti.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=ti.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3RGMKkeGUerYzxjCm3t4fw9v887ybDOXxM9GwTSMsDk=; b=p+Qqx0KPcMaaf1ua69zpkXG9dwIQD31FEry3dhMlcucajZ67XL8mjG3e9NdUIZixePrVxHjIsj9GX43LHwAq6AO7u1dY4za88ikuqoaTRRIoRtKXjsBSeZowMv7najvLyB3QZFq/lvb+2hy70ytXDM293bu6HDlylZIC68N7bnY= Received: from BN0PR03CA0013.namprd03.prod.outlook.com (2603:10b6:408:e6::18) by SA1PR10MB7587.namprd10.prod.outlook.com (2603:10b6:806:376::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.7; Wed, 5 Nov 2025 15:46:55 +0000 Received: from BN1PEPF00006003.namprd05.prod.outlook.com (2603:10b6:408:e6:cafe::3a) by BN0PR03CA0013.outlook.office365.com (2603:10b6:408:e6::18) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9275.16 via Frontend Transport; Wed, 5 Nov 2025 15:46:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 198.47.23.195) smtp.mailfrom=ti.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=ti.com; Received-SPF: Pass (protection.outlook.com: domain of ti.com designates 198.47.23.195 as permitted sender) receiver=protection.outlook.com; client-ip=198.47.23.195; helo=lewvzet201.ext.ti.com; pr=C Received: from lewvzet201.ext.ti.com (198.47.23.195) by BN1PEPF00006003.mail.protection.outlook.com (10.167.243.235) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.6 via Frontend Transport; Wed, 5 Nov 2025 15:46:55 +0000 Received: from DLEE212.ent.ti.com (157.170.170.114) by lewvzet201.ext.ti.com (10.4.14.104) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 5 Nov 2025 09:46:46 -0600 Received: from DLEE200.ent.ti.com (157.170.170.75) by DLEE212.ent.ti.com (157.170.170.114) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 5 Nov 2025 09:46:46 -0600 Received: from lelvem-mr06.itg.ti.com (10.180.75.8) by DLEE200.ent.ti.com (157.170.170.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Wed, 5 Nov 2025 09:46:46 -0600 Received: from localhost (bb.dhcp.ti.com [128.247.81.12]) by lelvem-mr06.itg.ti.com (8.18.1/8.18.1) with ESMTP id 5A5FkkP93944730; Wed, 5 Nov 2025 09:46:46 -0600 From: Bryan Brattlof Date: Wed, 5 Nov 2025 09:46:44 -0600 Subject: [PATCH v8 3/3] arm64: dts: ti: k3-am62l: add initial reference board file Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20251105-am62lx-v8-3-496f353e8237@ti.com> References: <20251105-am62lx-v8-0-496f353e8237@ti.com> In-Reply-To: <20251105-am62lx-v8-0-496f353e8237@ti.com> To: Nishanth Menon , Vignesh Raghavendra , "Andrew Davis" , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , "Tony Lindgren" CC: , , , Sascha Hauer , , Bryan Brattlof , Dhruva Gole X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=11139; i=bb@ti.com; h=from:subject:message-id; bh=kRB4n8ZB3vzlNeyqj+cyqnpPJBwcgK/grGc7PCDfZyY=; b=owNCWmg5MUFZJlNZVnNccgAAc/////9vzn9rOf3t02OX//8/u83m+Q6+2Ft73wve3P34/u6wA RtqYg0D1AyAABoAAGjQGhoAeoGjI0Bo0NDEDQaB6TQHqDRoDQGm1Gn6o2KHqeoG1DoABoaADIGQ DEDQzImRo000A0DJkNAPU00aG1AMmCADIaNGmJo2iA0DTTId6o2oZNBo0PUGjIBkAeo0ZDTJoNN PU2kDQAAAZAxAAaZDQ0aNAMmgZA0AybUCCFKJNTwQEsd9hb3iYleEMT6FtjZRVMSwlVCdxeHIU8 +wcXJBB7y7YAegTGets4TTrmLuCxik2GznmqT9AHU2D3qF1UbYIzH17gBJmz56fCxGdIfcNfkDA WZiAk6qMXW6ZFJMV5WSnh2AmmDkl3wLsMndTiSsVytAcS9pPqwZtmQbNMIeDk0kPuzmw9J1OqJA q2AhGQ/t9amBXiAimV+5yGytE+0WLo44dxIbwiKDTmlCuDUfZeYLl8ypIjgjoBncUcKYWB86mQj CEhA0e4U6nuaZpoCiyaj7/yj8R89kBfjH0RjiL+wpP8MsiCJZqI9HweBoQsNo3bHIv4sy26H2N4 OOYnKQhFRSso87/UIBiv2B07IzezaqvbXrll5Xg0efDgMpYHGHjauNtHQhJw8HpHn9d7xccEf81 E6hXUwQ/+LuSKcKEgrOa45A X-Developer-Key: i=bb@ti.com; a=openpgp; fpr=D3D177E40A38DF4D1853FEEF41B90D5D71D56CE0 X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN1PEPF00006003:EE_|SA1PR10MB7587:EE_ X-MS-Office365-Filtering-Correlation-Id: 15952726-ebfc-41c7-a225-08de1c828beb X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|34020700016|36860700013|376014|7416014|1800799024; X-Microsoft-Antispam-Message-Info: =?utf-8?B?TElyeDFQWHdmVGZqTmFNTVE1VkdQSDF3NjZtQktvc21DNFpjZ3U0TGtZRXdY?= =?utf-8?B?OTBxYVQzdC8zRnFBdU9ZYVQvYnl2U2g3NzlhSzRWRTU2Vis3eWxUZCtZZ2ll?= =?utf-8?B?eWRWQXJ3ZWFLZTBCNWJaQjRaTFFKSXpKbWFyWVZIb2RDcWx0bUw0L243cmtr?= =?utf-8?B?c0s3SGI1WTM5clZMY2E5RmRuV1Q0cjhSUzhPekxxQ1I1bUMwSG4xbjVDOGtB?= =?utf-8?B?bWRpcFFzVmlvUDZuK2FucThpaUdIZlVnM0d0QVVkQ1RRUGpYSWduNWUzT1hp?= =?utf-8?B?eWZnMWpYd2E1UkRCUGhNVnJSckNMYjRWNktVYThIOHdBNndaVG01RUg3QURU?= =?utf-8?B?TStpWm4raDhuUmhoUFZFbGZXb2ZlSnZsRVcrTHBLSy9ENFlJNHB0MmpaSUF1?= =?utf-8?B?WWF2dW9aNkhSMEVZekRGWldGYk9YeWJySG1qVkJac1lackpEQ2lPeHJkTW9w?= =?utf-8?B?RGh4V0dpc3hEVXRrNWpQUEFnSVkwQllicWl0NTZwOTgrWEVnT1huNSs4ZmR5?= =?utf-8?B?R1B2R2lMcmU3T1RMY1g5eGVRckhyM0RKOUlRRHNoaXMrUVQrK1RScnBXNW5h?= =?utf-8?B?SVkrblppWmp4b1U4dVlrSVVvQ0dSdDBVb3ZHaFcveVBBSEdudmI0dldOWmQv?= =?utf-8?B?c2VHOXRYakhxVzIranhzRGtYbSs1S2oycFF4SHptSSsyV3k1cG1WRFgvZjV5?= =?utf-8?B?K3czTFNNdFFQdEZ3cTFtbXlHV1FLSHZQS096cTkrdGp5Nld4MlY0cGtPNDZI?= =?utf-8?B?bnhCT29YbVhTbVV0cW5uUU5md1p5UEtieVc0SVJxNHdTUWhSNWQ2SlhoNnlH?= =?utf-8?B?dUdTWTdNNUs5aTdJUHRkL2FxMDNud1lnWFJaRWNmS0lLbkUxVmNaTjBITnFT?= =?utf-8?B?VTdhU2xBQXNiSGhVUUxWTzBSbmMyTlR5TTdaUE0rM3pXRkRUWmhHSW5wWXY1?= =?utf-8?B?Um85YnpDb29BdUgzd3hGUHFHZ0oxQlV4MHlaSU84S2w0a252cWpESXFjSkxB?= =?utf-8?B?bmNmUHp4U1RTQ3ZzRG54ZHZkTlZhNmZ4THRCYW0xWXoxTTBBbHdKeVp6amFJ?= =?utf-8?B?cG41dk1YY1RNT1BoTW9DRnd0Z0tQRmNzMmxMZHdQcmsyVDFkMDNNUmJhMGpn?= =?utf-8?B?cDgvOGE2L1RNdDUwa1RKZTN5WmxDTDJTbDJNU2ZVcU1sckkyYnRLRUpWRGVk?= =?utf-8?B?QXpKaFNGSWoyQ0tibVpYMVJJWXpab3NvYWUzZTRTS2tmRU0yRlJROER4cTJt?= =?utf-8?B?dFppTlFqdXhUeG8yL3ZRbVEzcWZGTTBXVGRNdDR1VWEwbnVYRFVwdXc0YmNW?= =?utf-8?B?VmNOL1FEVHdnaitmSUp6cStzZ3lyN21GU283SlcvTVEwelZYb2VzdzlBaE9J?= =?utf-8?B?SUFZREdpcVorU2tVaTQxeVZ2cU9Qdk1na09ZNjQvMWVhMWJhbnJFb0VOMGh0?= =?utf-8?B?NzlMc0o0Mi9ZaTlyZFZRMzBVdHBFdE5vZk5pS3VIbGpibEZYbEJWbHh0cmdM?= =?utf-8?B?QVlNaGhLM1N6S3NCT29wZ09PZnBPYTZlZlJEeGFZY0F2blNoeHBVaTBIRTJx?= =?utf-8?B?YjJWMS9qMUpuY0JpSTZYMU44RU8zTDZodDlYcXNudVBKcW1MRE5vaTM5SU00?= =?utf-8?B?TW55L2JEN1VKMXFKejNXN2t0K2Ryc1JreVM4TC9NMDJhamV0ZkR6cHdLaHRM?= =?utf-8?B?OUU5YkJoYzNhVzJ0eDVWeUQya3lTWFBDRVlWRkVlZHNTQ0ZHSVF3WVNkN3Qv?= =?utf-8?B?c1pMZXlqZDVGQlJtOU9ueExIa0d2NWxZSXYwOTNURmRNK3dUSFVwN09vdnpo?= =?utf-8?B?RzY3TkVHTk5zVU1jQzJIQXNDZ3VKYWNrNlVxODFXdDREaWVHdG9Vbzg4eXhr?= =?utf-8?B?Y0sxdWs5dkpUaHRzVzM0QllDRytmclBCNWU2MVRGQmZzL05HeXIvZGlkblJp?= =?utf-8?B?U0tlUDBRbVE5YUZQUFhIOXg1b3JzOURXQjhyU2g0b1lTMDFTbkRTRjVvN1Rh?= =?utf-8?B?KzV5MjVDMVAyOUVCTUx0Vm1XWTNxNmsrRkFOZmpXeFBGVW9reEMrRVh2Z1ZT?= =?utf-8?Q?A0ged8?= X-Forefront-Antispam-Report: CIP:198.47.23.195;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:lewvzet201.ext.ti.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(34020700016)(36860700013)(376014)(7416014)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: ti.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 05 Nov 2025 15:46:55.0760 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 15952726-ebfc-41c7-a225-08de1c828beb X-MS-Exchange-CrossTenant-Id: e5b49634-450b-4709-8abb-1e2b19b982b7 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=e5b49634-450b-4709-8abb-1e2b19b982b7;Ip=[198.47.23.195];Helo=[lewvzet201.ext.ti.com] X-MS-Exchange-CrossTenant-AuthSource: BN1PEPF00006003.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA1PR10MB7587 From: Vignesh Raghavendra Add the initial board file for the AM62L3's Evaluation Module. Signed-off-by: Vignesh Raghavendra Reviewed-by: Dhruva Gole Signed-off-by: Bryan Brattlof --- Changes from v1: - switched to non-direct links so TRM updates are automatic - removed current-speed property from main_uart0 - removed empty reserved-memory{} node - removed serial2 from aliases{} node - corrected main_uart0 pinmux Changes from v2: - alphabetized phandles - corrected macros and node names for main_uart0 pinmux node Changes from v3: - added and enabled more nodes that have been validated - added link to data sheet which is now public Changes from v4: - Corrected Copyright year Changes from v6: - moved thermal-zones{} into the k3-am62l3-evm.dts to allow other boards to selec whichever trip points they wish Changes from v7: - enabled &i2c0 to access the eeprom on the board --- arch/arm64/boot/dts/ti/Makefile | 3 + arch/arm64/boot/dts/ti/k3-am62l3-evm.dts | 362 +++++++++++++++++++++++++++= ++++ 2 files changed, 365 insertions(+) diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makef= ile index 361248dcfff42a27f07cea6bca31461f8dc25b92..386ab1e91bcc3463e2d0618919d= a1ec3ce314bf2 100644 --- a/arch/arm64/boot/dts/ti/Makefile +++ b/arch/arm64/boot/dts/ti/Makefile @@ -37,6 +37,9 @@ dtb-$(CONFIG_ARCH_K3) +=3D k3-am62a7-phyboard-lyra-rdk.dtb # Boards with AM62Dx SoC dtb-$(CONFIG_ARCH_K3) +=3D k3-am62d2-evm.dtb =20 +# Boards with AM62Lx SoCs +dtb-$(CONFIG_ARCH_K3) +=3D k3-am62l3-evm.dtb + # Boards with AM62Px SoC dtb-$(CONFIG_ARCH_K3) +=3D k3-am62p5-sk.dtb dtb-$(CONFIG_ARCH_K3) +=3D k3-am62p5-var-som-symphony.dtb diff --git a/arch/arm64/boot/dts/ti/k3-am62l3-evm.dts b/arch/arm64/boot/dts= /ti/k3-am62l3-evm.dts new file mode 100644 index 0000000000000000000000000000000000000000..34c24b368d9e88cd94a7426cd15= 24f096e9c43c9 --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am62l3-evm.dts @@ -0,0 +1,362 @@ +// SPDX-License-Identifier: GPL-2.0-only or MIT +/* + * Device Tree file for the AM62L3 Evaluation Module + * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/ + * + * Technical Reference Manual: https://www.ti.com/lit/pdf/sprujb4 + * Data Sheet: https://www.ti.com/lit/pdf/sprspa1 + */ + +/dts-v1/; + +#include +#include +#include +#include +#include +#include "k3-am62l3.dtsi" +#include "k3-pinctrl.h" + + +/ { + compatible =3D "ti,am62l3-evm", "ti,am62l3"; + model =3D "Texas Instruments AM62L3 Evaluation Module"; + + chosen { + stdout-path =3D &uart0; + }; + + memory@80000000 { + reg =3D <0x00000000 0x80000000 0x00000000 0x80000000>; + device_type =3D "memory"; + bootph-all; + }; + + gpio_keys: gpio-keys { + compatible =3D "gpio-keys"; + autorepeat; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usr_button_pins_default>; + + usr: button-usr { + label =3D "User Key"; + linux,code =3D ; + gpios =3D <&gpio0 90 GPIO_ACTIVE_LOW>; + }; + }; + + leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usr_led_pins_default>; + + led-0 { + label =3D "am62-sk:green:heartbeat"; + gpios =3D <&gpio0 123 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + function =3D LED_FUNCTION_HEARTBEAT; + default-state =3D "on"; + }; + }; + + thermal-zones { + wkup0-thermal { + polling-delay-passive =3D <250>; /* milliSeconds */ + polling-delay =3D <500>; /* milliSeconds */ + thermal-sensors =3D <&vtm0 0>; + + trips { + crit0 { + temperature =3D <125000>; + hysteresis =3D <2000>; + type =3D "critical"; + }; + }; + }; + }; + + vmain_pd: regulator-0 { + /* TPS65988 PD CONTROLLER OUTPUT */ + compatible =3D "regulator-fixed"; + regulator-name =3D "vmain_pd"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + regulator-boot-on; + bootph-all; + }; + + vcc_3v3_sys: regulator-1 { + /* output of LM61460-Q1 */ + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_3v3_sys"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + vin-supply =3D <&vmain_pd>; + regulator-always-on; + regulator-boot-on; + }; + + vdd_mmc1: regulator-2 { + /* TPS22918DBVR */ + compatible =3D "regulator-fixed"; + regulator-name =3D "vdd_mmc1"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + enable-active-high; + vin-supply =3D <&vcc_3v3_sys>; + gpio =3D <&exp1 3 GPIO_ACTIVE_HIGH>; + bootph-all; + }; + + vcc_1v8: regulator-3 { + /* output of TPS6282518DMQ */ + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + vin-supply =3D <&vcc_3v3_sys>; + regulator-always-on; + regulator-boot-on; + }; +}; + +&gpio0 { + bootph-all; +}; + +&i2c0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c0_pins_default>; + clock-frequency =3D <400000>; + status =3D "okay"; + + eeprom@51 { + /* AT24C512C-MAHM-T or M24512-DFMC6TG */ + compatible =3D "atmel,24c512"; + reg =3D <0x51>; + }; +}; + +&i2c1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c1_pins_default>; + clock-frequency =3D <100000>; + status =3D "okay"; + + exp1: gpio@22 { + compatible =3D "ti,tca6424"; + reg =3D <0x22>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-line-names =3D "", "", + "UART1_FET_SEL", "MMC1_SD_EN", + "VPP_LDO_EN", "EXP_PS_3V3_EN", + "UART1_FET_BUF_EN", "", "", + "", "DSI_GPIO0", "DSI_GPIO1", + "", "BT_UART_WAKE_SOC_3V3", + "USB_TYPEA_OC_INDICATION", "", + "", "WLAN_ALERTn", "", "", + "HDMI_INTn", "TEST_GPIO2", + "MCASP0_FET_EN", "MCASP0_BUF_BT_EN", + "MCASP0_FET_SEL", "DSI_EDID", + "PD_I2C_IRQ", "IO_EXP_TEST_LED"; + + interrupt-parent =3D <&gpio0>; + interrupts =3D <91 IRQ_TYPE_EDGE_FALLING>; + interrupt-controller; + #interrupt-cells =3D <2>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gpio0_ioexp_intr_pins_default>; + bootph-all; + }; + + exp2: gpio@23 { + compatible =3D "ti,tca6424"; + reg =3D <0x23>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-line-names =3D "BT_EN_SOC", "VOUT0_FET_SEL0", + "", "", + "", "", + "", "", + "WL_LT_EN", "EXP_PS_5V0_EN", + "TP45", "TP48", + "TP46", "TP49", + "TP47", "TP50", + "GPIO_QSPI_NAND_RSTn", "GPIO_HDMI_RSTn", + "GPIO_CPSW1_RST", "GPIO_CPSW2_RST", + "", "GPIO_AUD_RSTn", + "GPIO_eMMC_RSTn", "SoC_WLAN_SDIO_RST"; + bootph-all; + }; + +}; + +&i2c2 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c2_pins_default>; + clock-frequency =3D <400000>; + status =3D "okay"; + + typec_pd0: tps658x@3f { + compatible =3D "ti,tps6598x"; + reg =3D <0x3f>; + + connector { + compatible =3D "usb-c-connector"; + label =3D "USB-C"; + self-powered; + data-role =3D "dual"; + power-role =3D "sink"; + + port { + usb_con_hs: endpoint { + remote-endpoint =3D <&usb0_hs_ep>; + }; + }; + }; + }; +}; + +&pmx0 { + gpio0_ioexp_intr_pins_default: gpio0-ioexp-intr-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x01b0, PIN_INPUT, 7) /* (B12) SPI0_D1.GPIO0_91 */ + >; + bootph-all; + }; + + i2c0_pins_default: i2c0-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x01cc, PIN_INPUT_PULLUP, 0) /* (B7) I2C0_SCL */ + AM62LX_IOPAD(0x01d0, PIN_INPUT_PULLUP, 0) /* (A7) I2C0_SDA */ + >; + bootph-all; + }; + + i2c1_pins_default: i2c1-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x01d4, PIN_INPUT_PULLUP, 0) /* (D7) I2C1_SCL */ + AM62LX_IOPAD(0x01d8, PIN_INPUT_PULLUP, 0) /* (A6) I2C1_SDA */ + >; + bootph-all; + }; + + i2c2_pins_default: i2c2-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x01dc, PIN_INPUT_PULLUP, 0) /* (B8) I2C2_SCL */ + AM62LX_IOPAD(0x01e0, PIN_INPUT_PULLUP, 0) /* (D8) I2C2_SDA */ + >; + }; + + mmc0_pins_default: mmc0-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x0214, PIN_INPUT_PULLUP, 0) /* (D2) MMC0_CMD */ + AM62LX_IOPAD(0x020c, PIN_OUTPUT, 0) /* (B2) MMC0_CLK */ + AM62LX_IOPAD(0x0208, PIN_INPUT_PULLUP, 0) /* (D3) MMC0_DAT0 */ + AM62LX_IOPAD(0x0204, PIN_INPUT_PULLUP, 0) /* (D4) MMC0_DAT1 */ + AM62LX_IOPAD(0x0200, PIN_INPUT_PULLUP, 0) /* (C1) MMC0_DAT2 */ + AM62LX_IOPAD(0x01fc, PIN_INPUT_PULLUP, 0) /* (C2) MMC0_DAT3 */ + AM62LX_IOPAD(0x01f8, PIN_INPUT_PULLUP, 0) /* (C4) MMC0_DAT4 */ + AM62LX_IOPAD(0x01f4, PIN_INPUT_PULLUP, 0) /* (B3) MMC0_DAT5 */ + AM62LX_IOPAD(0x01f0, PIN_INPUT_PULLUP, 0) /* (A3) MMC0_DAT6 */ + AM62LX_IOPAD(0x01ec, PIN_INPUT_PULLUP, 0) /* (B4) MMC0_DAT7 */ + >; + bootph-all; + }; + + mmc1_pins_default: mmc1-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x0230, PIN_INPUT, 0) /* (Y3) MMC1_CMD */ + AM62LX_IOPAD(0x0228, PIN_OUTPUT, 0) /* (Y2) MMC1_CLK */ + AM62LX_IOPAD(0x0224, PIN_INPUT, 0) /* (AA1) MMC1_DAT0 */ + AM62LX_IOPAD(0x0220, PIN_INPUT_PULLUP, 0) /* (Y4) MMC1_DAT1 */ + AM62LX_IOPAD(0x021c, PIN_INPUT_PULLUP, 0) /* (AA2) MMC1_DAT2 */ + AM62LX_IOPAD(0x0218, PIN_INPUT_PULLUP, 0) /* (AB2) MMC1_DAT3 */ + AM62LX_IOPAD(0x0234, PIN_INPUT, 0) /* (B6) MMC1_SDCD */ + >; + bootph-all; + }; + + uart0_pins_default: uart0-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x01b4, PIN_INPUT, 0) /* (D13) UART0_RXD */ + AM62LX_IOPAD(0x01b8, PIN_OUTPUT, 0) /* (C13) UART0_TXD */ + >; + bootph-all; + }; + + usb1_default_pins: usb1-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x0248, PIN_INPUT | PIN_DS_PULLUD_ENABLE | PIN_DS_PULL_UP,= 0) /* (A5) USB1_DRVVBUS */ + >; + }; + + usr_button_pins_default: usr-button-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x01ac, PIN_INPUT, 7) /* (E12) SPI0_D0.GPIO0_90 */ + >; + }; + + usr_led_pins_default: usr-led-default-pins { + pinctrl-single,pins =3D < + AM62LX_IOPAD(0x0238, PIN_OUTPUT, 7) /* (D24) MMC1_SDWP.GPIO0_123 */ + >; + }; + +}; + +&sdhci0 { + /* eMMC */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mmc0_pins_default>; + non-removable; + status =3D "okay"; + bootph-all; +}; + +&sdhci1 { + /* SD/MMC */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mmc1_pins_default>; + vmmc-supply =3D <&vdd_mmc1>; + disable-wp; + status =3D "okay"; + bootph-all; +}; + +&uart0 { + pinctrl-0 =3D <&uart0_pins_default>; + pinctrl-names =3D "default"; + status =3D "okay"; + bootph-all; +}; + +&usbss0 { + status =3D "okay"; + ti,vbus-divider; +}; + +&usb0 { + usb-role-switch; + + port { + usb0_hs_ep: endpoint { + remote-endpoint =3D <&usb_con_hs>; + }; + }; +}; + +&usbss1 { + status =3D "okay"; + ti,vbus-divider; +}; + +&usb1 { + dr_mode =3D "host"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb1_default_pins>; +}; --=20 2.50.1