From nobody Sun Feb 8 20:58:48 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 292CA2E3AE6 for ; Mon, 3 Nov 2025 08:52:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762159925; cv=none; b=Wyc3ZWFqj/I5S27DsaFWP5M/Gbb27kJepy/9IxZ064IGOvpwboh2fEfpX4bf7Ar/fIAVEjZy6vb1G8Zj+oSI6LUCkQLmCx69HJkzs87TQ9jA3C1xcohrVEANBS2GwbJkTj9XPTfIgNcMD4cC5E+8SVT1lzI2u6+JMkW93iu9bcA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762159925; c=relaxed/simple; bh=tqqqc8ro4XghP0IYss9zTN919zsa7BnJGgadInFeoLY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VTH82PjOhLn7sZafBCkvfG3hexwGQ5qYLQ8L3amel5qhLxYSFB30mmMlID/Z7/S2+iyj4Slvb1BZIJy4MPKBeiZGjHkXHpqsnhRt2bMDy0W1tc6/GhYBVwFyHP/k5Hq0r8A6gWswOefkYG89URWJsHegebNdiusjN50rwMNWTME= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ac5ROFKM; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Z/USZlcl; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ac5ROFKM"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Z/USZlcl" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5A368aQF2269764 for ; Mon, 3 Nov 2025 08:52:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= rPHRb5NQDePEi3E08ObahPt1B4iuq23vI4dBV/hWxvg=; b=ac5ROFKMZ1S8xzx9 Xxikrwl4xFYmWLCNDMRlY2YcVW0OSiXD/Y1X/mrZzPxdum5LIbG99XuhDrmUfSpH p1wGwBUYJe5xcA6SdTlY/QFi4B8ez5A2sShh+h+yv/PUN1wKfgIBkMWbne+UNA5A 1CMOoFIJAk2nvUHFTdaUjc7/s4KKTriCecz3Z053VApsMEood/RO94ubXBgeIHuZ JWVjAccESzVOZzDr09N+WLdI6D0u6xKWxeUhiGRRWwFFNDDGuyGhgFHds7c8OdJs KXKPpq4DfSF6cRgz2Kwx+LuswhLhFfQXAveE7RpT8i2nKcE2yNFWHHy9QtyXGZe0 jvvjrQ== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4a6pv78gbf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 03 Nov 2025 08:52:02 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-3324538ceb0so7724591a91.1 for ; Mon, 03 Nov 2025 00:52:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1762159922; x=1762764722; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=rPHRb5NQDePEi3E08ObahPt1B4iuq23vI4dBV/hWxvg=; b=Z/USZlclUUSkVR4BYfpUgQaPsV5YZjcRUF5qZC/en5Y4gbl3UwABEEteuTrsv/QGdZ /GmsDHEzo5iGq5tZE+OD3BeWOq8GfkL1qV7LZftcZL+RxAGpyctrkRBBUUsRu9qdilrx e5eW3II1U5T2gMm/+Y42yRuGFi78+933cVuz551dN28u2fKT4lOLQC0W9E2YjU51vB7s AFkA4Fj/WxAkWOLRGbKG+bz8lD7bpu3MqhUc9F3sKgFLszAu8QotxMtquc/HuxGVzv8G UJtuVi6HMwIcxqoomF+2XtoT+TOujldXZegpfPEw1RXiVmS/61hFWUEA4I0Jl82VfSrl foEg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762159922; x=1762764722; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rPHRb5NQDePEi3E08ObahPt1B4iuq23vI4dBV/hWxvg=; b=qKNPZOdVkAI83YhC09QV1TmbsT5XQKQvSM2HTqUo2QeD1s6kjgW9y13PvlyIFZ0YXE 93AIToC7z7uoGdOS5SVZyi9EdSUAygu8acKWteZnHBYKxJ2pW8MmsJiZ2mkdUeekz+pb 2HQbPzaiDGaicl97u4hmUOnJaUpWFXq4XujNj2MY6+l99thVTRJVS/kDQOBpSVdCDhEA m8S6cBjkFnZksj2IJ9RiZXDZMYQI40gTCE9EiBmxTab1jGXQls2YnS7hKAB6rfrXXJYz zJvauO654xKYBB02V1bN+1qnIJp33tWz1J/Xrq1tsFOfPFgFT/qPsDaKf49YAVWOZw+3 i5AQ== X-Forwarded-Encrypted: i=1; AJvYcCWZPF1XgS/EDYVU9TlUbXr2mjycN/I8x8TIqvGLrRktT9qeuBuzSrOeB+sQmFmZ3PzpR/42pjhDQZ7JX88=@vger.kernel.org X-Gm-Message-State: AOJu0YwVl3oUfswZeN4MOoCqSpx2lqfLewEKRPLYCb7YJCAP2WTHVY34 S0KeI/0tSj090v3G5ZaUUuvWS7WVXlXjaG374KtP/tVr2fWx/ly2nuCcWMlhwLopbIG3KYU4jty LA7xS8voE8tppO8pCsJ0/0Bf/31GpSUBAsDiXnegswzTwDD6PR0ydQ5MqErZgchEBvlM= X-Gm-Gg: ASbGncsgHcZyn7fMTeJ72DCYQeAFPB0j73j9VAshy7d9SBE1vAojOwjNoXPKEhhLrlk VvAD1amc+PuHKX0VwAF4OlRohcH3QcLSkh64s+wjLudOUOW4VbhAo7nOM2D3cEz9BCzQn4pv7Qp f36PSWCZzC9gWXYeErs5261YbWtNdp2HmH/hxNFL8R0qqDoEC4X2IAVXx1UtaYdZuFPmqdOmCyv CLJ43F13jjE2o2dl1FJQ3K1VbLzbFVUbSJPPau04/meahNiEo559e8Znl93lTHUF8ZwnEug9hnU /Jp4h8EquFuEFMuLz15Pd7IxMP9yP/vZrUfHVJz+bMQpX3gJZBu6iLNYiYgi6ADW7MNV/UIqrwF hN3/Wvfm791YiPxwtXsvz8w== X-Received: by 2002:a17:90b:3a8b:b0:340:b572:3b88 with SMTP id 98e67ed59e1d1-340b5723ccbmr11259080a91.29.1762159921709; Mon, 03 Nov 2025 00:52:01 -0800 (PST) X-Google-Smtp-Source: AGHT+IGlmEpBxBBtpN/7f6fQoWSl3kXAOEc98VLJZKd+pyz9C44eIi6AyucE8ehByOZi4abecgrE+A== X-Received: by 2002:a17:90b:3a8b:b0:340:b572:3b88 with SMTP id 98e67ed59e1d1-340b5723ccbmr11259049a91.29.1762159921230; Mon, 03 Nov 2025 00:52:01 -0800 (PST) Received: from [169.254.0.7] ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-341599676d6sm255142a91.9.2025.11.03.00.51.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Nov 2025 00:52:00 -0800 (PST) From: Raviteja Laggyshetty Date: Mon, 03 Nov 2025 08:51:18 +0000 Subject: [PATCH v5 1/2] dt-bindings: interconnect: document the RPMh Network-On-Chip interconnect in Kaanapali SoC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251103-knp-interconnect-v5-1-f9929faddb66@oss.qualcomm.com> References: <20251103-knp-interconnect-v5-0-f9929faddb66@oss.qualcomm.com> In-Reply-To: <20251103-knp-interconnect-v5-0-f9929faddb66@oss.qualcomm.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Raviteja Laggyshetty Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Odelu Kukatla , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Proofpoint-GUID: zjZruBQKZZs2XcGFvCTWG8UL8HnU-1e2 X-Authority-Analysis: v=2.4 cv=A7dh/qWG c=1 sm=1 tr=0 ts=69086d32 cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=0nnlnVUgiuWpLmFhrigA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 a=sptkURWiP4Gy88Gu7hUp:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: zjZruBQKZZs2XcGFvCTWG8UL8HnU-1e2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTAzMDA4MSBTYWx0ZWRfX8g0s9xKd2HMR fX9CFMGkEKDLYjneEb6AHmpTZCv1hUS987jMjr7b22m45ny5gmWQQeI5PD+C+opH5kBZ/OTmvnR GZV4URj4TXnLtnew1khvdVHpnkOyMVw611byTTJZg7m2c02/GUofxGt4znBFmwCIzYnpqfa+cK2 8ecpclK8aEHplgBIvKwDy9BwA5nD7sn20WitgmgtXepxYWLjyVPBLOB7jg1CIYlD9vLknTFjrUL fhrsDWmxKLGFuz0wtIuk5Zvmdb6jK4dI5h+6XZW/X01JoRcPH81lOTuOIDNs9cLzgZs6Evxk8Gn 3SYkAy/KgzhmGlk/V9saoIhMGVMQ/sHpZ/CugxAsWmM0AyTtfsC5698q94s+OjzcfdSjesYLzIi PxtksGmY1wG6vQEkZlWaLibxSmTkVw== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-02_02,2025-10-29_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 malwarescore=0 priorityscore=1501 bulkscore=0 lowpriorityscore=0 clxscore=1015 impostorscore=0 spamscore=0 adultscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511030081 Document the RPMh Network-On-Chip Interconnect of the Kaanapali platform. Co-developed-by: Odelu Kukatla Signed-off-by: Odelu Kukatla Reviewed-by: Krzysztof Kozlowski Signed-off-by: Raviteja Laggyshetty --- .../bindings/interconnect/qcom,kaanapali-rpmh.yaml | 124 +++++++++++++++++ .../dt-bindings/interconnect/qcom,kaanapali-rpmh.h | 149 +++++++++++++++++= ++++ 2 files changed, 273 insertions(+) diff --git a/Documentation/devicetree/bindings/interconnect/qcom,kaanapali-= rpmh.yaml b/Documentation/devicetree/bindings/interconnect/qcom,kaanapali-r= pmh.yaml new file mode 100644 index 0000000000000000000000000000000000000000..2808acc0191f36dc79fa71d5dba= d4805dbb2a370 --- /dev/null +++ b/Documentation/devicetree/bindings/interconnect/qcom,kaanapali-rpmh.ya= ml @@ -0,0 +1,124 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interconnect/qcom,kaanapali-rpmh.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm RPMh Network-On-Chip Interconnect on Kaanapali SoC + +maintainers: + - Raviteja Laggyshetty + +description: | + RPMh interconnect providers support system bandwidth requirements through + RPMh hardware accelerators known as Bus Clock Manager (BCM). The provide= r is + able to communicate with the BCM through the Resource State Coordinator = (RSC) + associated with each execution environment. Provider nodes must point to= at + least one RPMh device child node pertaining to their RSC and each provid= er + can map to multiple RPMh resources. + + See also: include/dt-bindings/interconnect/qcom,kaanapali-rpmh.h + +properties: + compatible: + enum: + - qcom,kaanapali-aggre-noc + - qcom,kaanapali-clk-virt + - qcom,kaanapali-cnoc-main + - qcom,kaanapali-cnoc-cfg + - qcom,kaanapali-gem-noc + - qcom,kaanapali-lpass-ag-noc + - qcom,kaanapali-lpass-lpiaon-noc + - qcom,kaanapali-lpass-lpicx-noc + - qcom,kaanapali-mc-virt + - qcom,kaanapali-mmss-noc + - qcom,kaanapali-nsp-noc + - qcom,kaanapali-pcie-anoc + - qcom,kaanapali-system-noc + + reg: + maxItems: 1 + + clocks: + minItems: 2 + maxItems: 3 + +required: + - compatible + +allOf: + - $ref: qcom,rpmh-common.yaml# + - if: + properties: + compatible: + contains: + enum: + - qcom,kaanapali-clk-virt + - qcom,kaanapali-mc-virt + then: + properties: + reg: false + else: + required: + - reg + + - if: + properties: + compatible: + contains: + enum: + - qcom,kaanapali-pcie-anoc + then: + properties: + clocks: + items: + - description: aggre-NOC PCIe AXI clock + - description: cfg-NOC PCIe a-NOC AHB clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,kaanapali-aggre-noc + then: + properties: + clocks: + items: + - description: aggre UFS PHY AXI clock + - description: aggre USB3 PRIM AXI clock + - description: RPMH CC IPA clock + + - if: + properties: + compatible: + contains: + enum: + - qcom,kaanapali-aggre-noc + - qcom,kaanapali-pcie-anoc + then: + required: + - clocks + else: + properties: + clocks: false + +unevaluatedProperties: false + +examples: + - | + clk_virt: interconnect-0 { + compatible =3D "qcom,kaanapali-clk-virt"; + #interconnect-cells =3D <2>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; + + aggre_noc: interconnect@16e0000 { + compatible =3D "qcom,kaanapali-aggre-noc"; + reg =3D <0x016e0000 0x42400>; + #interconnect-cells =3D <2>; + clocks =3D <&gcc_aggre_ufs_phy_axi_clk>, + <&gcc_aggre_usb3_prim_axi_clk>, + <&rpmhcc_ipa_clk>; + qcom,bcm-voters =3D <&apps_bcm_voter>; + }; diff --git a/include/dt-bindings/interconnect/qcom,kaanapali-rpmh.h b/inclu= de/dt-bindings/interconnect/qcom,kaanapali-rpmh.h new file mode 100644 index 0000000000000000000000000000000000000000..dde3f9abd67764421f54f8d2229= 79727905a0a73 --- /dev/null +++ b/include/dt-bindings/interconnect/qcom,kaanapali-rpmh.h @@ -0,0 +1,149 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + */ + +#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_KAANAPALI_H +#define __DT_BINDINGS_INTERCONNECT_QCOM_KAANAPALI_H + +#define MASTER_QSPI_0 0 +#define MASTER_CRYPTO 1 +#define MASTER_QUP_1 2 +#define MASTER_SDCC_4 3 +#define MASTER_UFS_MEM 4 +#define MASTER_USB3 5 +#define MASTER_QUP_2 6 +#define MASTER_QUP_3 7 +#define MASTER_QUP_4 8 +#define MASTER_IPA 9 +#define MASTER_SOCCP_PROC 10 +#define MASTER_SP 11 +#define MASTER_QDSS_ETR 12 +#define MASTER_QDSS_ETR_1 13 +#define MASTER_SDCC_2 14 +#define SLAVE_A1NOC_SNOC 15 +#define SLAVE_A2NOC_SNOC 16 + +#define MASTER_QUP_CORE_0 0 +#define MASTER_QUP_CORE_1 1 +#define MASTER_QUP_CORE_2 2 +#define MASTER_QUP_CORE_3 3 +#define MASTER_QUP_CORE_4 4 +#define SLAVE_QUP_CORE_0 5 +#define SLAVE_QUP_CORE_1 6 +#define SLAVE_QUP_CORE_2 7 +#define SLAVE_QUP_CORE_3 8 +#define SLAVE_QUP_CORE_4 9 + +#define MASTER_CNOC_CFG 0 +#define SLAVE_AHB2PHY_SOUTH 1 +#define SLAVE_AHB2PHY_NORTH 2 +#define SLAVE_CAMERA_CFG 3 +#define SLAVE_CLK_CTL 4 +#define SLAVE_CRYPTO_0_CFG 5 +#define SLAVE_DISPLAY_CFG 6 +#define SLAVE_EVA_CFG 7 +#define SLAVE_GFX3D_CFG 8 +#define SLAVE_I2C 9 +#define SLAVE_I3C_IBI0_CFG 10 +#define SLAVE_I3C_IBI1_CFG 11 +#define SLAVE_IMEM_CFG 12 +#define SLAVE_IPC_ROUTER_CFG 13 +#define SLAVE_CNOC_MSS 14 +#define SLAVE_PCIE_CFG 15 +#define SLAVE_PRNG 16 +#define SLAVE_QDSS_CFG 17 +#define SLAVE_QSPI_0 18 +#define SLAVE_QUP_1 19 +#define SLAVE_QUP_2 20 +#define SLAVE_QUP_3 21 +#define SLAVE_QUP_4 22 +#define SLAVE_SDCC_2 23 +#define SLAVE_SDCC_4 24 +#define SLAVE_SPSS_CFG 25 +#define SLAVE_TCSR 26 +#define SLAVE_TLMM 27 +#define SLAVE_UFS_MEM_CFG 28 +#define SLAVE_USB3 29 +#define SLAVE_VENUS_CFG 30 +#define SLAVE_VSENSE_CTRL_CFG 31 +#define SLAVE_CNOC_MNOC_CFG 32 +#define SLAVE_PCIE_ANOC_CFG 33 +#define SLAVE_QDSS_STM 34 +#define SLAVE_TCU 35 + +#define MASTER_GEM_NOC_CNOC 0 +#define MASTER_GEM_NOC_PCIE_SNOC 1 +#define SLAVE_AOSS 2 +#define SLAVE_IPA_CFG 3 +#define SLAVE_IPC_ROUTER_FENCE 4 +#define SLAVE_SOCCP 5 +#define SLAVE_TME_CFG 6 +#define SLAVE_APPSS 7 +#define SLAVE_CNOC_CFG 8 +#define SLAVE_DDRSS_CFG 9 +#define SLAVE_BOOT_IMEM 10 +#define SLAVE_IMEM 11 +#define SLAVE_PCIE_0 12 + +#define MASTER_GPU_TCU 0 +#define MASTER_SYS_TCU 1 +#define MASTER_APPSS_PROC 2 +#define MASTER_GFX3D 3 +#define MASTER_LPASS_GEM_NOC 4 +#define MASTER_MSS_PROC 5 +#define MASTER_MNOC_HF_MEM_NOC 6 +#define MASTER_MNOC_SF_MEM_NOC 7 +#define MASTER_COMPUTE_NOC 8 +#define MASTER_ANOC_PCIE_GEM_NOC 9 +#define MASTER_QPACE 10 +#define MASTER_SNOC_SF_MEM_NOC 11 +#define MASTER_WLAN_Q6 12 +#define MASTER_GIC 13 +#define SLAVE_GEM_NOC_CNOC 14 +#define SLAVE_LLCC 15 +#define SLAVE_MEM_NOC_PCIE_SNOC 16 + +#define MASTER_LPIAON_NOC 0 +#define SLAVE_LPASS_GEM_NOC 1 + +#define MASTER_LPASS_LPINOC 0 +#define SLAVE_LPIAON_NOC_LPASS_AG_NOC 1 + +#define MASTER_LPASS_PROC 0 +#define SLAVE_LPICX_NOC_LPIAON_NOC 1 + +#define MASTER_LLCC 0 +#define SLAVE_EBI1 1 + +#define MASTER_CAMNOC_HF 0 +#define MASTER_CAMNOC_NRT_ICP_SF 1 +#define MASTER_CAMNOC_RT_CDM_SF 2 +#define MASTER_CAMNOC_SF 3 +#define MASTER_MDP 4 +#define MASTER_MDSS_DCP 5 +#define MASTER_CDSP_HCP 6 +#define MASTER_VIDEO_CV_PROC 7 +#define MASTER_VIDEO_EVA 8 +#define MASTER_VIDEO_MVP 9 +#define MASTER_VIDEO_V_PROC 10 +#define MASTER_CNOC_MNOC_CFG 11 +#define SLAVE_MNOC_HF_MEM_NOC 12 +#define SLAVE_MNOC_SF_MEM_NOC 13 +#define SLAVE_SERVICE_MNOC 14 + +#define MASTER_CDSP_PROC 0 +#define SLAVE_CDSP_MEM_NOC 1 + +#define MASTER_PCIE_ANOC_CFG 0 +#define MASTER_PCIE_0 1 +#define SLAVE_ANOC_PCIE_GEM_NOC 2 +#define SLAVE_SERVICE_PCIE_ANOC 3 + +#define MASTER_A1NOC_SNOC 0 +#define MASTER_A2NOC_SNOC 1 +#define MASTER_APSS_NOC 2 +#define MASTER_CNOC_SNOC 3 +#define SLAVE_SNOC_GEM_NOC_SF 4 + +#endif --=20 2.43.0 From nobody Sun Feb 8 20:58:48 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6AF852E7F0A for ; Mon, 3 Nov 2025 08:52:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762159939; cv=none; b=JdYO+gqZgtF4lxyP/NUMR0mQv/s+pm4y5qr7hE63lwbqQEdVUiY/IYK7VLBP4eIEiWGqG5yzpDHfVnqKl0DBiJHtS3gRWe/pm/qLshg3Pb3wm4FNFI5BV5aZ0YFUA74as6wM8YGKRvp1s1/ni6jfR3c3skKbwUnuV9E3Yi0iiEU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762159939; c=relaxed/simple; bh=sNmifG2/6t3g7m7Q5sAYygsSzhcnFyw6aUfyd6+lv8w=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=VrxnJPFUgTWex3EYuE2lgGr0hP2X0tnxPT17dYJBEfLqMK2+5mxfEKIA4sT4okvlSnFEHOQg0bX3oKLLKe1vaW2XL7Yyp7xSk0pCML4tdAhlf1qQcZ7RuSqw4efNmDFUyOJSilbD8ZgpViTlk4WIx18TsMXMDxU2V7Am1822bOo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=HvqaK77W; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=MLGx/6V2; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="HvqaK77W"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="MLGx/6V2" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5A38onSo2730621 for ; Mon, 3 Nov 2025 08:52:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 8qpntALslbc+K+JNAlMK4H4GS6jt0GO5pbqDN9Ie/ks=; b=HvqaK77WG3idAd4x mNkdx1P7e91BjEfiazpn9sswHRFN1voa8Ogyh937c8cOv08JTCJWNIAAPgGoxP1Y awOn4teMrQ9+f27BQCI+rkpf4GqXJ1tWqlW8w44R95o12fQXVHdg7+pxXjnixvTS 19DuXLMeX7Wrj0zW/NkWNz0XA+rkq8xrOPXz2c8iX2GvszXvJKoiQ7uJi/zH9GX5 7H2JNaRwu4YT11ReS5LFl5Zx9/UIwXWjG336pdVZ3Q5TnlOw4hkGk4JZqmI6OuWs eOy1rvH8EZBh3Qe3GqvpyXhBukqn/NfzN3VSGo716nDveGAcF6wQI2VQccxQ8OJo PEO2VA== Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4a6s86g03n-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 03 Nov 2025 08:52:08 +0000 (GMT) Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-33da21394adso4795893a91.1 for ; Mon, 03 Nov 2025 00:52:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1762159927; x=1762764727; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=8qpntALslbc+K+JNAlMK4H4GS6jt0GO5pbqDN9Ie/ks=; b=MLGx/6V29+hP109SEwUBMRFnBQDnS6AMMz9vfapXSF1jWorI9Ft+WuzecQMeyOq2Wd 7TE5qJ3LwnSkuMJRgqArjRfrd+ZS8addL6fqkiSOpuAUD+CPXLrX9CMcRaagyGIEwsGI /A9L7rGBA3zc6MeKWQLjFpo0RYc4WObE+WTn+HT2rvAEVxfwEhjVO/i28n0gu/B+vuoY Bz6lPu34itKl8pQooPeuInpKMDBP5bKOJHOzzKjDpahoty47nJDNTTUOLQtqyGQMPfPa fbq9QBPYAT2Fuku0vqwnHgwTSjhqq/FaRtsICG99WE/zXHYtyCDvYJfTGsWhZ6R9Ob1L h2Fg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762159927; x=1762764727; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8qpntALslbc+K+JNAlMK4H4GS6jt0GO5pbqDN9Ie/ks=; b=hT499e5GeShRUu6+BHr5dhFaeCckD+uTlK535kYNjXWgYszH/uknL4o13DX00r4Sxz 7bVUyZO/Vl4JfUWitJaTLfA73tjdOVCWnsowIqvlZsGLlfCr1Sht0stmXwLFcu8wrbVE RvkLq9RSq7+9mSMJ/jKvDj0AmimCZunuxzX2XZj4jwJ6iASX+dWqukWEPrf7wQlK+G/e d7fKbR9/EKXK5kiUBL9NMmAp02kJVxq/T8ZLwdZRJK4qvDKAAzGMt9gAK9wxZriuSXpt VLk4pDiJW2xDKIiHvcs0SUifJcH7lEceHrcXoBg/mm1HH2IkTtCABWqHS6cUGgV64mI5 i3Ag== X-Forwarded-Encrypted: i=1; AJvYcCV4AiIBxKOjHNGUeswhBLrrHS+N4AQk2wKmpnvHC3dSo5LCvJ7KM0nU8AWfQHXk73rOBH8xuqN/ElPaMPI=@vger.kernel.org X-Gm-Message-State: AOJu0YyxZTS0nXb+CyLhJqLZBOXV0B0+2FsNXja5CTsKMUPjP36I0fT+ hQ51WK5c12xg4kwMakb/mnNMCmcUr8yJk3xNbcEGmbPX+d2D/L0qwMfz0UIYZlrxubAW+l12roU jp40LAiJ0ofjFy1YXcIYgWpJQl2GVj8yo71TdypN19gvv2GTic3RS11tpiwJR3QFNF/w= X-Gm-Gg: ASbGncvctfasyjIoMrGQOTfrGrpOR4w4OjXtSkw6VomkyN1afCSxOtZ8ZLfyB9oAe+E ZXgHt2wFs45+nWhaNYa7CuqddUkKvimgSSz3v+FVTl0CPfx/3fBZS7HmG+eKwqcj2bu8xHz3uPo eq6ac1IbOkK6mBx4M/wfY6rtmDqhcJSZNc65kQZ2W/GP1jTN8Tce3X5n4kPl3mB7k2CULRVVNdA DNmurnQ+kc2+2HfSWA3m2eJ08MYwfo8akwR1ru9QRQlXA+bZuk86ujYEnT2FG0EgvZ+kmGwRI29 tAEunzX40AcL/w95FStDtubdvDA6n2J/e3gNOMgvx0GOkM25qX3R0MC5zEN0bNpcQpNOmAgitoa y+OnkRM/8DWGWJr3odA8F9Q== X-Received: by 2002:a17:90a:dfcc:b0:33b:a5d8:f198 with SMTP id 98e67ed59e1d1-340830897e6mr14512182a91.25.1762159926678; Mon, 03 Nov 2025 00:52:06 -0800 (PST) X-Google-Smtp-Source: AGHT+IGmE8WbLRvmPb1ctZXl5d3UiG7zZPyHmcn8Yu1d11eWtCiAndAoBy1dz2Lsrm2BdA+BgbedcA== X-Received: by 2002:a17:90a:dfcc:b0:33b:a5d8:f198 with SMTP id 98e67ed59e1d1-340830897e6mr14512128a91.25.1762159925434; Mon, 03 Nov 2025 00:52:05 -0800 (PST) Received: from [169.254.0.7] ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-341599676d6sm255142a91.9.2025.11.03.00.52.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 Nov 2025 00:52:04 -0800 (PST) From: Raviteja Laggyshetty Date: Mon, 03 Nov 2025 08:51:19 +0000 Subject: [PATCH v5 2/2] interconnect: qcom: add Kaanapali interconnect provider driver Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251103-knp-interconnect-v5-2-f9929faddb66@oss.qualcomm.com> References: <20251103-knp-interconnect-v5-0-f9929faddb66@oss.qualcomm.com> In-Reply-To: <20251103-knp-interconnect-v5-0-f9929faddb66@oss.qualcomm.com> To: Georgi Djakov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Raviteja Laggyshetty Cc: linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Odelu Kukatla , Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTAzMDA4MCBTYWx0ZWRfXwhC4HOP59KCn rh0U/VQcLRjuF9ejzFJXNv7tGDyqnhqYTfI1Onu7R8spsJvwbaNPUfRK3cSld5uWQ3Jo5SIE1Bl GXM6wZFDpGvb8d4WaUoBynDj4+iyZ2rEWx8caOMtuCb+xJP5tf8lIdky9/16yxHc5Vbb4qB+IDJ uklxjMO5EY99gSOCH6o85u77V1nhfucKAzfDsKYRvvkRh7BhobpUbdbHmk9/+auvv2SJhIjjvtN sYe5T+oMCVtW7Ur1VawuCNYGQyi5Jp667mVUJEi/NI7I87PSnDYPD7oRC8XyfKkjR1V8ctLasKA +YFU0r3D5A7a4cw8tjvZlg2Bm0mb+0yoCfHy9pp90rapr8vmCfe3Lck4lw5haFgA0ZmSnsXLXID 009rKY8guK37s9H4OHq4toy2C8I1KA== X-Authority-Analysis: v=2.4 cv=Tq/rRTXh c=1 sm=1 tr=0 ts=69086d38 cx=c_pps a=0uOsjrqzRL749jD1oC5vDA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=yc08WvmUPKIktmOZTlgA:9 a=QEXdDO2ut3YA:10 a=mQ_c8vxmzFEMiUWkPHU9:22 X-Proofpoint-GUID: LnKBOnUyv3G-rVaDCWpi1NXfRTkpjjCb X-Proofpoint-ORIG-GUID: LnKBOnUyv3G-rVaDCWpi1NXfRTkpjjCb X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-11-02_02,2025-10-29_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 lowpriorityscore=0 clxscore=1015 impostorscore=0 spamscore=0 adultscore=0 suspectscore=0 bulkscore=0 priorityscore=1501 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2511030080 Add driver for the Qualcomm interconnect buses found in Kaanapali based platforms. The topology consists of several NoCs that are controlled by a remote processor that collects the aggregated bandwidth for each master-slave pairs. Co-developed-by: Odelu Kukatla Signed-off-by: Odelu Kukatla Reviewed-by: Dmitry Baryshkov Signed-off-by: Raviteja Laggyshetty --- drivers/interconnect/qcom/Kconfig | 9 + drivers/interconnect/qcom/Makefile | 2 + drivers/interconnect/qcom/kaanapali.c | 1868 +++++++++++++++++++++++++++++= ++++ 3 files changed, 1879 insertions(+) diff --git a/drivers/interconnect/qcom/Kconfig b/drivers/interconnect/qcom/= Kconfig index 5b4bb9f1382b2fd3c14b6f1ea35c43ac9fddd803..bb1cb8a640c17be458fd0190f77= 73cf7fa280090 100644 --- a/drivers/interconnect/qcom/Kconfig +++ b/drivers/interconnect/qcom/Kconfig @@ -17,6 +17,15 @@ config INTERCONNECT_QCOM_GLYMUR This is a driver for the Qualcomm Network-on-Chip on glymur-based platforms. =20 +config INTERCONNECT_QCOM_KAANAPALI + tristate "Qualcomm KAANAPALI interconnect driver" + depends on INTERCONNECT_QCOM_RPMH_POSSIBLE + select INTERCONNECT_QCOM_RPMH + select INTERCONNECT_QCOM_BCM_VOTER + help + This is a driver for the Qualcomm Network-on-Chip on kaanapali-based + platforms. + config INTERCONNECT_QCOM_MSM8909 tristate "Qualcomm MSM8909 interconnect driver" depends on INTERCONNECT_QCOM diff --git a/drivers/interconnect/qcom/Makefile b/drivers/interconnect/qcom= /Makefile index cf8cba73ee3e61839180d0c0a7c127dce848bdf2..6eedff043b412a4a73fe7524b01= 61da097bf3a4c 100644 --- a/drivers/interconnect/qcom/Makefile +++ b/drivers/interconnect/qcom/Makefile @@ -5,6 +5,7 @@ obj-$(CONFIG_INTERCONNECT_QCOM) +=3D interconnect_qcom.o interconnect_qcom-y :=3D icc-common.o icc-bcm-voter-objs :=3D bcm-voter.o qnoc-glymur-objs :=3D glymur.o +qnoc-kaanapali-objs :=3D kaanapali.o qnoc-milos-objs :=3D milos.o qnoc-msm8909-objs :=3D msm8909.o qnoc-msm8916-objs :=3D msm8916.o @@ -48,6 +49,7 @@ icc-smd-rpm-objs :=3D smd-rpm.o icc-rpm.o icc-rpm-clock= s.o =20 obj-$(CONFIG_INTERCONNECT_QCOM_BCM_VOTER) +=3D icc-bcm-voter.o obj-$(CONFIG_INTERCONNECT_QCOM_GLYMUR) +=3D qnoc-glymur.o +obj-$(CONFIG_INTERCONNECT_QCOM_KAANAPALI) +=3D qnoc-kaanapali.o obj-$(CONFIG_INTERCONNECT_QCOM_MILOS) +=3D qnoc-milos.o obj-$(CONFIG_INTERCONNECT_QCOM_MSM8909) +=3D qnoc-msm8909.o obj-$(CONFIG_INTERCONNECT_QCOM_MSM8916) +=3D qnoc-msm8916.o diff --git a/drivers/interconnect/qcom/kaanapali.c b/drivers/interconnect/q= com/kaanapali.c new file mode 100644 index 0000000000000000000000000000000000000000..c6b4902e057f5f6c2a9db3ca018= 182c1cda156e9 --- /dev/null +++ b/drivers/interconnect/qcom/kaanapali.c @@ -0,0 +1,1868 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + * + */ + +#include +#include +#include +#include +#include +#include + +#include "bcm-voter.h" +#include "icc-rpmh.h" + +static struct qcom_icc_node qup0_core_slave =3D { + .name =3D "qup0_core_slave", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qup1_core_slave =3D { + .name =3D "qup1_core_slave", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qup2_core_slave =3D { + .name =3D "qup2_core_slave", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qup3_core_slave =3D { + .name =3D "qup3_core_slave", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qup4_core_slave =3D { + .name =3D "qup4_core_slave", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_ahb2phy0 =3D { + .name =3D "qhs_ahb2phy0", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_ahb2phy1 =3D { + .name =3D "qhs_ahb2phy1", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_camera_cfg =3D { + .name =3D "qhs_camera_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_clk_ctl =3D { + .name =3D "qhs_clk_ctl", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_crypto0_cfg =3D { + .name =3D "qhs_crypto0_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_display_cfg =3D { + .name =3D "qhs_display_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_eva_cfg =3D { + .name =3D "qhs_eva_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_gpuss_cfg =3D { + .name =3D "qhs_gpuss_cfg", + .channels =3D 1, + .buswidth =3D 8, +}; + +static struct qcom_icc_node qhs_i2c =3D { + .name =3D "qhs_i2c", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_i3c_ibi0_cfg =3D { + .name =3D "qhs_i3c_ibi0_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_i3c_ibi1_cfg =3D { + .name =3D "qhs_i3c_ibi1_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_imem_cfg =3D { + .name =3D "qhs_imem_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_ipc_router =3D { + .name =3D "qhs_ipc_router", + .channels =3D 4, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_mss_cfg =3D { + .name =3D "qhs_mss_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_pcie_cfg =3D { + .name =3D "qhs_pcie_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_prng =3D { + .name =3D "qhs_prng", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_qdss_cfg =3D { + .name =3D "qhs_qdss_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_qspi =3D { + .name =3D "qhs_qspi", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_qup1 =3D { + .name =3D "qhs_qup1", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_qup2 =3D { + .name =3D "qhs_qup2", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_qup3 =3D { + .name =3D "qhs_qup3", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_qup4 =3D { + .name =3D "qhs_qup4", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_sdc2 =3D { + .name =3D "qhs_sdc2", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_sdc4 =3D { + .name =3D "qhs_sdc4", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_spss_cfg =3D { + .name =3D "qhs_spss_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_tcsr =3D { + .name =3D "qhs_tcsr", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_tlmm =3D { + .name =3D "qhs_tlmm", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_ufs_mem_cfg =3D { + .name =3D "qhs_ufs_mem_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_usb3 =3D { + .name =3D "qhs_usb3", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_venus_cfg =3D { + .name =3D "qhs_venus_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_vsense_ctrl_cfg =3D { + .name =3D "qhs_vsense_ctrl_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node xs_qdss_stm =3D { + .name =3D "xs_qdss_stm", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node xs_sys_tcu_cfg =3D { + .name =3D "xs_sys_tcu_cfg", + .channels =3D 1, + .buswidth =3D 8, +}; + +static struct qcom_icc_node qhs_aoss =3D { + .name =3D "qhs_aoss", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_ipa =3D { + .name =3D "qhs_ipa", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_ipc_router_fence =3D { + .name =3D "qhs_ipc_router_fence", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_soccp =3D { + .name =3D "qhs_soccp", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qhs_tme_cfg =3D { + .name =3D "qhs_tme_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qns_apss =3D { + .name =3D "qns_apss", + .channels =3D 1, + .buswidth =3D 8, +}; + +static struct qcom_icc_node qss_ddrss_cfg =3D { + .name =3D "qss_ddrss_cfg", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qxs_boot_imem =3D { + .name =3D "qxs_boot_imem", + .channels =3D 1, + .buswidth =3D 16, +}; + +static struct qcom_icc_node qxs_imem =3D { + .name =3D "qxs_imem", + .channels =3D 1, + .buswidth =3D 8, +}; + +static struct qcom_icc_node xs_pcie =3D { + .name =3D "xs_pcie", + .channels =3D 1, + .buswidth =3D 16, +}; + +static struct qcom_icc_node ebi =3D { + .name =3D "ebi", + .channels =3D 4, + .buswidth =3D 4, +}; + +static struct qcom_icc_node srvc_mnoc =3D { + .name =3D "srvc_mnoc", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node srvc_pcie_aggre_noc =3D { + .name =3D "srvc_pcie_aggre_noc", + .channels =3D 1, + .buswidth =3D 4, +}; + +static struct qcom_icc_node qup0_core_master =3D { + .name =3D "qup0_core_master", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qup0_core_slave }, +}; + +static struct qcom_icc_node qup1_core_master =3D { + .name =3D "qup1_core_master", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qup1_core_slave }, +}; + +static struct qcom_icc_node qup2_core_master =3D { + .name =3D "qup2_core_master", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qup2_core_slave }, +}; + +static struct qcom_icc_node qup3_core_master =3D { + .name =3D "qup3_core_master", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qup3_core_slave }, +}; + +static struct qcom_icc_node qup4_core_master =3D { + .name =3D "qup4_core_master", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qup4_core_slave }, +}; + +static struct qcom_icc_node qnm_gemnoc_pcie =3D { + .name =3D "qnm_gemnoc_pcie", + .channels =3D 1, + .buswidth =3D 8, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &xs_pcie }, +}; + +static struct qcom_icc_node llcc_mc =3D { + .name =3D "llcc_mc", + .channels =3D 4, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &ebi }, +}; + +static struct qcom_icc_node qsm_mnoc_cfg =3D { + .name =3D "qsm_mnoc_cfg", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &srvc_mnoc }, +}; + +static struct qcom_icc_node qsm_pcie_anoc_cfg =3D { + .name =3D "qsm_pcie_anoc_cfg", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &srvc_pcie_aggre_noc }, +}; + +static struct qcom_icc_node qss_mnoc_cfg =3D { + .name =3D "qss_mnoc_cfg", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qsm_mnoc_cfg }, +}; + +static struct qcom_icc_node qss_pcie_anoc_cfg =3D { + .name =3D "qss_pcie_anoc_cfg", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qsm_pcie_anoc_cfg }, +}; + +static struct qcom_icc_node qns_llcc =3D { + .name =3D "qns_llcc", + .channels =3D 4, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &llcc_mc }, +}; + +static struct qcom_icc_node qns_pcie =3D { + .name =3D "qns_pcie", + .channels =3D 1, + .buswidth =3D 8, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_gemnoc_pcie }, +}; + +static struct qcom_icc_node qsm_cfg =3D { + .name =3D "qsm_cfg", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 35, + .link_nodes =3D (struct qcom_icc_node *[]) { &qhs_ahb2phy0, &qhs_ahb2phy1, + &qhs_camera_cfg, &qhs_clk_ctl, + &qhs_crypto0_cfg, &qhs_display_cfg, + &qhs_eva_cfg, &qhs_gpuss_cfg, + &qhs_i2c, &qhs_i3c_ibi0_cfg, + &qhs_i3c_ibi1_cfg, &qhs_imem_cfg, + &qhs_ipc_router, &qhs_mss_cfg, + &qhs_pcie_cfg, &qhs_prng, + &qhs_qdss_cfg, &qhs_qspi, + &qhs_qup1, &qhs_qup2, + &qhs_qup3, &qhs_qup4, + &qhs_sdc2, &qhs_sdc4, + &qhs_spss_cfg, &qhs_tcsr, + &qhs_tlmm, &qhs_ufs_mem_cfg, + &qhs_usb3, &qhs_venus_cfg, + &qhs_vsense_ctrl_cfg, &qss_mnoc_cfg, + &qss_pcie_anoc_cfg, &xs_qdss_stm, + &xs_sys_tcu_cfg }, +}; + +static struct qcom_icc_node qnm_qpace =3D { + .name =3D "qnm_qpace", + .channels =3D 1, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x14e000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_llcc }, +}; + +static struct qcom_icc_node xm_gic =3D { + .name =3D "xm_gic", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x145000 }, + .prio =3D 4, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_llcc }, +}; + +static struct qcom_icc_node qss_cfg =3D { + .name =3D "qss_cfg", + .channels =3D 1, + .buswidth =3D 4, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qsm_cfg }, +}; + +static struct qcom_icc_node qnm_gemnoc_cnoc =3D { + .name =3D "qnm_gemnoc_cnoc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 10, + .link_nodes =3D (struct qcom_icc_node *[]) { &qhs_aoss, &qhs_ipa, + &qhs_ipc_router_fence, &qhs_soccp, + &qhs_tme_cfg, &qns_apss, + &qss_cfg, &qss_ddrss_cfg, + &qxs_boot_imem, &qxs_imem }, +}; + +static struct qcom_icc_node qns_gem_noc_cnoc =3D { + .name =3D "qns_gem_noc_cnoc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_gemnoc_cnoc }, +}; + +static struct qcom_icc_node alm_gpu_tcu =3D { + .name =3D "alm_gpu_tcu", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x13d000 }, + .prio =3D 1, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 2, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc= }, +}; + +static struct qcom_icc_node alm_sys_tcu =3D { + .name =3D "alm_sys_tcu", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x13f000 }, + .prio =3D 6, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 2, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc= }, +}; + +static struct qcom_icc_node chm_apps =3D { + .name =3D "chm_apps", + .channels =3D 4, + .buswidth =3D 32, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qnm_gpu =3D { + .name =3D "qnm_gpu", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x31000, 0xb1000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qnm_lpass_gemnoc =3D { + .name =3D "qnm_lpass_gemnoc", + .channels =3D 1, + .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x141000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qnm_mdsp =3D { + .name =3D "qnm_mdsp", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qnm_mnoc_hf =3D { + .name =3D "qnm_mnoc_hf", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x33000, 0xb3000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qnm_mnoc_sf =3D { + .name =3D "qnm_mnoc_sf", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x35000, 0xb5000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qnm_nsp_gemnoc =3D { + .name =3D "qnm_nsp_gemnoc", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x37000, 0xb7000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qnm_pcie =3D { + .name =3D "qnm_pcie", + .channels =3D 1, + .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x143000 }, + .prio =3D 2, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 2, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc= }, +}; + +static struct qcom_icc_node qnm_snoc_sf =3D { + .name =3D "qnm_snoc_sf", + .channels =3D 1, + .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x147000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qnm_wlan_q6 =3D { + .name =3D "qnm_wlan_q6", + .channels =3D 1, + .buswidth =3D 8, + .num_links =3D 3, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gem_noc_cnoc, &qns_llcc, + &qns_pcie }, +}; + +static struct qcom_icc_node qns_lpass_ag_noc_gemnoc =3D { + .name =3D "qns_lpass_ag_noc_gemnoc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_lpass_gemnoc }, +}; + +static struct qcom_icc_node qns_mem_noc_hf =3D { + .name =3D "qns_mem_noc_hf", + .channels =3D 2, + .buswidth =3D 32, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_mnoc_hf }, +}; + +static struct qcom_icc_node qns_mem_noc_sf =3D { + .name =3D "qns_mem_noc_sf", + .channels =3D 2, + .buswidth =3D 32, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_mnoc_sf }, +}; + +static struct qcom_icc_node qns_nsp_gemnoc =3D { + .name =3D "qns_nsp_gemnoc", + .channels =3D 2, + .buswidth =3D 32, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_nsp_gemnoc }, +}; + +static struct qcom_icc_node qns_pcie_gemnoc =3D { + .name =3D "qns_pcie_gemnoc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_pcie }, +}; + +static struct qcom_icc_node qns_gemnoc_sf =3D { + .name =3D "qns_gemnoc_sf", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_snoc_sf }, +}; + +static struct qcom_icc_node qnm_lpiaon_noc =3D { + .name =3D "qnm_lpiaon_noc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_lpass_ag_noc_gemnoc }, +}; + +static struct qcom_icc_node qnm_camnoc_hf =3D { + .name =3D "qnm_camnoc_hf", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x2a000, 0x2b000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_hf }, +}; + +static struct qcom_icc_node qnm_camnoc_nrt_icp_sf =3D { + .name =3D "qnm_camnoc_nrt_icp_sf", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x2c000 }, + .prio =3D 4, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_camnoc_rt_cdm_sf =3D { + .name =3D "qnm_camnoc_rt_cdm_sf", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x38000 }, + .prio =3D 2, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_camnoc_sf =3D { + .name =3D "qnm_camnoc_sf", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x2d000, 0x2e000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_mdp =3D { + .name =3D "qnm_mdp", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x2f000, 0x30000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_hf }, +}; + +static struct qcom_icc_node qnm_mdss_dcp =3D { + .name =3D "qnm_mdss_dcp", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x39000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_vapss_hcp =3D { + .name =3D "qnm_vapss_hcp", + .channels =3D 1, + .buswidth =3D 32, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_video_cv_cpu =3D { + .name =3D "qnm_video_cv_cpu", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x34000 }, + .prio =3D 4, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_video_eva =3D { + .name =3D "qnm_video_eva", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x35000, 0x36000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_video_mvp =3D { + .name =3D "qnm_video_mvp", + .channels =3D 2, + .buswidth =3D 32, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 2, + .port_offsets =3D { 0x32000, 0x33000 }, + .prio =3D 0, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 0, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_video_v_cpu =3D { + .name =3D "qnm_video_v_cpu", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x37000 }, + .prio =3D 4, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_mem_noc_sf }, +}; + +static struct qcom_icc_node qnm_nsp =3D { + .name =3D "qnm_nsp", + .channels =3D 2, + .buswidth =3D 32, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_nsp_gemnoc }, +}; + +static struct qcom_icc_node xm_pcie =3D { + .name =3D "xm_pcie", + .channels =3D 1, + .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xb000 }, + .prio =3D 3, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_pcie_gemnoc }, +}; + +static struct qcom_icc_node qnm_aggre1_noc =3D { + .name =3D "qnm_aggre1_noc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gemnoc_sf }, +}; + +static struct qcom_icc_node qnm_aggre2_noc =3D { + .name =3D "qnm_aggre2_noc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gemnoc_sf }, +}; + +static struct qcom_icc_node qnm_apss_noc =3D { + .name =3D "qnm_apss_noc", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x1e000 }, + .prio =3D 2, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gemnoc_sf }, +}; + +static struct qcom_icc_node qnm_cnoc_data =3D { + .name =3D "qnm_cnoc_data", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x1f000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_gemnoc_sf }, +}; + +static struct qcom_icc_node qns_a1noc_snoc =3D { + .name =3D "qns_a1noc_snoc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_aggre1_noc }, +}; + +static struct qcom_icc_node qns_a2noc_snoc =3D { + .name =3D "qns_a2noc_snoc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_aggre2_noc }, +}; + +static struct qcom_icc_node qns_lpass_aggnoc =3D { + .name =3D "qns_lpass_aggnoc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_lpiaon_noc }, +}; + +static struct qcom_icc_node qhm_qspi =3D { + .name =3D "qhm_qspi", + .channels =3D 1, + .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xc000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a1noc_snoc }, +}; + +static struct qcom_icc_node qxm_crypto =3D { + .name =3D "qxm_crypto", + .channels =3D 1, + .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x36000 }, + .prio =3D 2, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a1noc_snoc }, +}; + +static struct qcom_icc_node qxm_qup1 =3D { + .name =3D "qxm_qup1", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x11000 }, + .prio =3D 2, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a1noc_snoc }, +}; + +static struct qcom_icc_node xm_sdc4 =3D { + .name =3D "xm_sdc4", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xe000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a1noc_snoc }, +}; + +static struct qcom_icc_node xm_ufs_mem =3D { + .name =3D "xm_ufs_mem", + .channels =3D 1, + .buswidth =3D 16, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0xf000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a1noc_snoc }, +}; + +static struct qcom_icc_node xm_usb3 =3D { + .name =3D "xm_usb3", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x10000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a1noc_snoc }, +}; + +static struct qcom_icc_node qhm_qup2 =3D { + .name =3D "qhm_qup2", + .channels =3D 1, + .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x35000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node qhm_qup3 =3D { + .name =3D "qhm_qup3", + .channels =3D 1, + .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x3c000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node qhm_qup4 =3D { + .name =3D "qhm_qup4", + .channels =3D 1, + .buswidth =3D 4, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x3d000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node qxm_ipa =3D { + .name =3D "qxm_ipa", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x37000 }, + .prio =3D 2, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node qxm_soccp =3D { + .name =3D "qxm_soccp", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x3b000 }, + .prio =3D 2, + .urg_fwd =3D 1, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node qxm_sp =3D { + .name =3D "qxm_sp", + .channels =3D 1, + .buswidth =3D 8, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node xm_qdss_etr_0 =3D { + .name =3D "xm_qdss_etr_0", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x38000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node xm_qdss_etr_1 =3D { + .name =3D "xm_qdss_etr_1", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x39000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node xm_sdc2 =3D { + .name =3D "xm_sdc2", + .channels =3D 1, + .buswidth =3D 8, + .qosbox =3D &(const struct qcom_icc_qosbox) { + .num_ports =3D 1, + .port_offsets =3D { 0x3a000 }, + .prio =3D 2, + .urg_fwd =3D 0, + .prio_fwd_disable =3D 1, + }, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_a2noc_snoc }, +}; + +static struct qcom_icc_node qnm_lpass_lpinoc =3D { + .name =3D "qnm_lpass_lpinoc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_lpass_aggnoc }, +}; + +static struct qcom_icc_node qns_lpi_aon_noc =3D { + .name =3D "qns_lpi_aon_noc", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qnm_lpass_lpinoc }, +}; + +static struct qcom_icc_node qnm_lpinoc_dsp_qns4m =3D { + .name =3D "qnm_lpinoc_dsp_qns4m", + .channels =3D 1, + .buswidth =3D 16, + .num_links =3D 1, + .link_nodes =3D (struct qcom_icc_node *[]) { &qns_lpi_aon_noc }, +}; + +static struct qcom_icc_bcm bcm_acv =3D { + .name =3D "ACV", + .enable_mask =3D BIT(3), + .num_nodes =3D 1, + .nodes =3D { &ebi }, +}; + +static struct qcom_icc_bcm bcm_ce0 =3D { + .name =3D "CE0", + .num_nodes =3D 1, + .nodes =3D { &qxm_crypto }, +}; + +static struct qcom_icc_bcm bcm_cn0 =3D { + .name =3D "CN0", + .enable_mask =3D BIT(0), + .keepalive =3D true, + .num_nodes =3D 43, + .nodes =3D { &qsm_cfg, &qhs_ahb2phy0, + &qhs_ahb2phy1, &qhs_camera_cfg, + &qhs_clk_ctl, &qhs_crypto0_cfg, + &qhs_eva_cfg, &qhs_gpuss_cfg, + &qhs_i3c_ibi0_cfg, &qhs_i3c_ibi1_cfg, + &qhs_imem_cfg, &qhs_ipc_router, + &qhs_mss_cfg, &qhs_pcie_cfg, + &qhs_prng, &qhs_qdss_cfg, + &qhs_qspi, &qhs_sdc2, + &qhs_sdc4, &qhs_spss_cfg, + &qhs_tcsr, &qhs_tlmm, + &qhs_ufs_mem_cfg, &qhs_usb3, + &qhs_venus_cfg, &qhs_vsense_ctrl_cfg, + &qss_mnoc_cfg, &qss_pcie_anoc_cfg, + &xs_qdss_stm, &xs_sys_tcu_cfg, + &qnm_gemnoc_cnoc, &qnm_gemnoc_pcie, + &qhs_aoss, &qhs_ipa, + &qhs_ipc_router_fence, &qhs_soccp, + &qhs_tme_cfg, &qns_apss, + &qss_cfg, &qss_ddrss_cfg, + &qxs_boot_imem, &qxs_imem, + &xs_pcie }, +}; + +static struct qcom_icc_bcm bcm_cn1 =3D { + .name =3D "CN1", + .num_nodes =3D 6, + .nodes =3D { &qhs_display_cfg, &qhs_i2c, + &qhs_qup1, &qhs_qup2, + &qhs_qup3, &qhs_qup4 }, +}; + +static struct qcom_icc_bcm bcm_co0 =3D { + .name =3D "CO0", + .enable_mask =3D BIT(0), + .num_nodes =3D 2, + .nodes =3D { &qnm_nsp, &qns_nsp_gemnoc }, +}; + +static struct qcom_icc_bcm bcm_lp0 =3D { + .name =3D "LP0", + .num_nodes =3D 2, + .nodes =3D { &qnm_lpass_lpinoc, &qns_lpass_aggnoc }, +}; + +static struct qcom_icc_bcm bcm_mc0 =3D { + .name =3D "MC0", + .keepalive =3D true, + .num_nodes =3D 1, + .nodes =3D { &ebi }, +}; + +static struct qcom_icc_bcm bcm_mm0 =3D { + .name =3D "MM0", + .num_nodes =3D 1, + .nodes =3D { &qns_mem_noc_hf }, +}; + +static struct qcom_icc_bcm bcm_mm1 =3D { + .name =3D "MM1", + .enable_mask =3D BIT(0), + .num_nodes =3D 9, + .nodes =3D { &qnm_camnoc_hf, &qnm_camnoc_nrt_icp_sf, + &qnm_camnoc_rt_cdm_sf, &qnm_camnoc_sf, + &qnm_vapss_hcp, &qnm_video_cv_cpu, + &qnm_video_mvp, &qnm_video_v_cpu, + &qns_mem_noc_sf }, +}; + +static struct qcom_icc_bcm bcm_qpc0 =3D { + .name =3D "QPC0", + .num_nodes =3D 1, + .nodes =3D { &qnm_qpace }, +}; + +static struct qcom_icc_bcm bcm_qup0 =3D { + .name =3D "QUP0", + .keepalive =3D true, + .vote_scale =3D 1, + .num_nodes =3D 1, + .nodes =3D { &qup0_core_slave }, +}; + +static struct qcom_icc_bcm bcm_qup1 =3D { + .name =3D "QUP1", + .keepalive =3D true, + .vote_scale =3D 1, + .num_nodes =3D 1, + .nodes =3D { &qup1_core_slave }, +}; + +static struct qcom_icc_bcm bcm_qup2 =3D { + .name =3D "QUP2", + .keepalive =3D true, + .vote_scale =3D 1, + .num_nodes =3D 1, + .nodes =3D { &qup2_core_slave }, +}; + +static struct qcom_icc_bcm bcm_qup3 =3D { + .name =3D "QUP3", + .keepalive =3D true, + .vote_scale =3D 1, + .num_nodes =3D 1, + .nodes =3D { &qup3_core_slave }, +}; + +static struct qcom_icc_bcm bcm_qup4 =3D { + .name =3D "QUP4", + .keepalive =3D true, + .vote_scale =3D 1, + .num_nodes =3D 1, + .nodes =3D { &qup4_core_slave }, +}; + +static struct qcom_icc_bcm bcm_sh0 =3D { + .name =3D "SH0", + .keepalive =3D true, + .num_nodes =3D 1, + .nodes =3D { &qns_llcc }, +}; + +static struct qcom_icc_bcm bcm_sh1 =3D { + .name =3D "SH1", + .enable_mask =3D BIT(0), + .num_nodes =3D 14, + .nodes =3D { &alm_gpu_tcu, &alm_sys_tcu, + &chm_apps, &qnm_gpu, + &qnm_mdsp, &qnm_mnoc_hf, + &qnm_mnoc_sf, &qnm_nsp_gemnoc, + &qnm_pcie, &qnm_snoc_sf, + &qnm_wlan_q6, &xm_gic, + &qns_gem_noc_cnoc, &qns_pcie }, +}; + +static struct qcom_icc_bcm bcm_sn0 =3D { + .name =3D "SN0", + .keepalive =3D true, + .num_nodes =3D 1, + .nodes =3D { &qns_gemnoc_sf }, +}; + +static struct qcom_icc_bcm bcm_sn2 =3D { + .name =3D "SN2", + .num_nodes =3D 1, + .nodes =3D { &qnm_aggre1_noc }, +}; + +static struct qcom_icc_bcm bcm_sn3 =3D { + .name =3D "SN3", + .num_nodes =3D 1, + .nodes =3D { &qnm_aggre2_noc }, +}; + +static struct qcom_icc_bcm bcm_sn4 =3D { + .name =3D "SN4", + .num_nodes =3D 1, + .nodes =3D { &qns_pcie_gemnoc }, +}; + +static struct qcom_icc_bcm * const aggre_noc_bcms[] =3D { + &bcm_ce0, +}; + +static struct qcom_icc_node * const aggre_noc_nodes[] =3D { + [MASTER_QSPI_0] =3D &qhm_qspi, + [MASTER_CRYPTO] =3D &qxm_crypto, + [MASTER_QUP_1] =3D &qxm_qup1, + [MASTER_SDCC_4] =3D &xm_sdc4, + [MASTER_UFS_MEM] =3D &xm_ufs_mem, + [MASTER_USB3] =3D &xm_usb3, + [MASTER_QUP_2] =3D &qhm_qup2, + [MASTER_QUP_3] =3D &qhm_qup3, + [MASTER_QUP_4] =3D &qhm_qup4, + [MASTER_IPA] =3D &qxm_ipa, + [MASTER_SOCCP_PROC] =3D &qxm_soccp, + [MASTER_SP] =3D &qxm_sp, + [MASTER_QDSS_ETR] =3D &xm_qdss_etr_0, + [MASTER_QDSS_ETR_1] =3D &xm_qdss_etr_1, + [MASTER_SDCC_2] =3D &xm_sdc2, + [SLAVE_A1NOC_SNOC] =3D &qns_a1noc_snoc, + [SLAVE_A2NOC_SNOC] =3D &qns_a2noc_snoc, +}; + +static const struct regmap_config kaanapali_aggre_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x42400, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_aggre_noc =3D { + .config =3D &kaanapali_aggre_noc_regmap_config, + .nodes =3D aggre_noc_nodes, + .num_nodes =3D ARRAY_SIZE(aggre_noc_nodes), + .bcms =3D aggre_noc_bcms, + .num_bcms =3D ARRAY_SIZE(aggre_noc_bcms), + .qos_requires_clocks =3D true, + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const clk_virt_bcms[] =3D { + &bcm_qup0, + &bcm_qup1, + &bcm_qup2, + &bcm_qup3, + &bcm_qup4, +}; + +static struct qcom_icc_node * const clk_virt_nodes[] =3D { + [MASTER_QUP_CORE_0] =3D &qup0_core_master, + [MASTER_QUP_CORE_1] =3D &qup1_core_master, + [MASTER_QUP_CORE_2] =3D &qup2_core_master, + [MASTER_QUP_CORE_3] =3D &qup3_core_master, + [MASTER_QUP_CORE_4] =3D &qup4_core_master, + [SLAVE_QUP_CORE_0] =3D &qup0_core_slave, + [SLAVE_QUP_CORE_1] =3D &qup1_core_slave, + [SLAVE_QUP_CORE_2] =3D &qup2_core_slave, + [SLAVE_QUP_CORE_3] =3D &qup3_core_slave, + [SLAVE_QUP_CORE_4] =3D &qup4_core_slave, +}; + +static const struct qcom_icc_desc kaanapali_clk_virt =3D { + .nodes =3D clk_virt_nodes, + .num_nodes =3D ARRAY_SIZE(clk_virt_nodes), + .bcms =3D clk_virt_bcms, + .num_bcms =3D ARRAY_SIZE(clk_virt_bcms), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const cnoc_cfg_bcms[] =3D { + &bcm_cn0, + &bcm_cn1, +}; + +static struct qcom_icc_node * const cnoc_cfg_nodes[] =3D { + [MASTER_CNOC_CFG] =3D &qsm_cfg, + [SLAVE_AHB2PHY_SOUTH] =3D &qhs_ahb2phy0, + [SLAVE_AHB2PHY_NORTH] =3D &qhs_ahb2phy1, + [SLAVE_CAMERA_CFG] =3D &qhs_camera_cfg, + [SLAVE_CLK_CTL] =3D &qhs_clk_ctl, + [SLAVE_CRYPTO_0_CFG] =3D &qhs_crypto0_cfg, + [SLAVE_DISPLAY_CFG] =3D &qhs_display_cfg, + [SLAVE_EVA_CFG] =3D &qhs_eva_cfg, + [SLAVE_GFX3D_CFG] =3D &qhs_gpuss_cfg, + [SLAVE_I2C] =3D &qhs_i2c, + [SLAVE_I3C_IBI0_CFG] =3D &qhs_i3c_ibi0_cfg, + [SLAVE_I3C_IBI1_CFG] =3D &qhs_i3c_ibi1_cfg, + [SLAVE_IMEM_CFG] =3D &qhs_imem_cfg, + [SLAVE_IPC_ROUTER_CFG] =3D &qhs_ipc_router, + [SLAVE_CNOC_MSS] =3D &qhs_mss_cfg, + [SLAVE_PCIE_CFG] =3D &qhs_pcie_cfg, + [SLAVE_PRNG] =3D &qhs_prng, + [SLAVE_QDSS_CFG] =3D &qhs_qdss_cfg, + [SLAVE_QSPI_0] =3D &qhs_qspi, + [SLAVE_QUP_1] =3D &qhs_qup1, + [SLAVE_QUP_2] =3D &qhs_qup2, + [SLAVE_QUP_3] =3D &qhs_qup3, + [SLAVE_QUP_4] =3D &qhs_qup4, + [SLAVE_SDCC_2] =3D &qhs_sdc2, + [SLAVE_SDCC_4] =3D &qhs_sdc4, + [SLAVE_SPSS_CFG] =3D &qhs_spss_cfg, + [SLAVE_TCSR] =3D &qhs_tcsr, + [SLAVE_TLMM] =3D &qhs_tlmm, + [SLAVE_UFS_MEM_CFG] =3D &qhs_ufs_mem_cfg, + [SLAVE_USB3] =3D &qhs_usb3, + [SLAVE_VENUS_CFG] =3D &qhs_venus_cfg, + [SLAVE_VSENSE_CTRL_CFG] =3D &qhs_vsense_ctrl_cfg, + [SLAVE_CNOC_MNOC_CFG] =3D &qss_mnoc_cfg, + [SLAVE_PCIE_ANOC_CFG] =3D &qss_pcie_anoc_cfg, + [SLAVE_QDSS_STM] =3D &xs_qdss_stm, + [SLAVE_TCU] =3D &xs_sys_tcu_cfg, +}; + +static const struct regmap_config kaanapali_cnoc_cfg_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x6200, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_cnoc_cfg =3D { + .config =3D &kaanapali_cnoc_cfg_regmap_config, + .nodes =3D cnoc_cfg_nodes, + .num_nodes =3D ARRAY_SIZE(cnoc_cfg_nodes), + .bcms =3D cnoc_cfg_bcms, + .num_bcms =3D ARRAY_SIZE(cnoc_cfg_bcms), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const cnoc_main_bcms[] =3D { + &bcm_cn0, +}; + +static struct qcom_icc_node * const cnoc_main_nodes[] =3D { + [MASTER_GEM_NOC_CNOC] =3D &qnm_gemnoc_cnoc, + [MASTER_GEM_NOC_PCIE_SNOC] =3D &qnm_gemnoc_pcie, + [SLAVE_AOSS] =3D &qhs_aoss, + [SLAVE_IPA_CFG] =3D &qhs_ipa, + [SLAVE_IPC_ROUTER_FENCE] =3D &qhs_ipc_router_fence, + [SLAVE_SOCCP] =3D &qhs_soccp, + [SLAVE_TME_CFG] =3D &qhs_tme_cfg, + [SLAVE_APPSS] =3D &qns_apss, + [SLAVE_CNOC_CFG] =3D &qss_cfg, + [SLAVE_DDRSS_CFG] =3D &qss_ddrss_cfg, + [SLAVE_BOOT_IMEM] =3D &qxs_boot_imem, + [SLAVE_IMEM] =3D &qxs_imem, + [SLAVE_PCIE_0] =3D &xs_pcie, +}; + +static const struct regmap_config kaanapali_cnoc_main_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1a080, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_cnoc_main =3D { + .config =3D &kaanapali_cnoc_main_regmap_config, + .nodes =3D cnoc_main_nodes, + .num_nodes =3D ARRAY_SIZE(cnoc_main_nodes), + .bcms =3D cnoc_main_bcms, + .num_bcms =3D ARRAY_SIZE(cnoc_main_bcms), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const gem_noc_bcms[] =3D { + &bcm_qpc0, + &bcm_sh0, + &bcm_sh1, +}; + +static struct qcom_icc_node * const gem_noc_nodes[] =3D { + [MASTER_GPU_TCU] =3D &alm_gpu_tcu, + [MASTER_SYS_TCU] =3D &alm_sys_tcu, + [MASTER_APPSS_PROC] =3D &chm_apps, + [MASTER_GFX3D] =3D &qnm_gpu, + [MASTER_LPASS_GEM_NOC] =3D &qnm_lpass_gemnoc, + [MASTER_MSS_PROC] =3D &qnm_mdsp, + [MASTER_MNOC_HF_MEM_NOC] =3D &qnm_mnoc_hf, + [MASTER_MNOC_SF_MEM_NOC] =3D &qnm_mnoc_sf, + [MASTER_COMPUTE_NOC] =3D &qnm_nsp_gemnoc, + [MASTER_ANOC_PCIE_GEM_NOC] =3D &qnm_pcie, + [MASTER_QPACE] =3D &qnm_qpace, + [MASTER_SNOC_SF_MEM_NOC] =3D &qnm_snoc_sf, + [MASTER_WLAN_Q6] =3D &qnm_wlan_q6, + [MASTER_GIC] =3D &xm_gic, + [SLAVE_GEM_NOC_CNOC] =3D &qns_gem_noc_cnoc, + [SLAVE_LLCC] =3D &qns_llcc, + [SLAVE_MEM_NOC_PCIE_SNOC] =3D &qns_pcie, +}; + +static const struct regmap_config kaanapali_gem_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x153080, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_gem_noc =3D { + .config =3D &kaanapali_gem_noc_regmap_config, + .nodes =3D gem_noc_nodes, + .num_nodes =3D ARRAY_SIZE(gem_noc_nodes), + .bcms =3D gem_noc_bcms, + .num_bcms =3D ARRAY_SIZE(gem_noc_bcms), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_node * const lpass_ag_noc_nodes[] =3D { + [MASTER_LPIAON_NOC] =3D &qnm_lpiaon_noc, + [SLAVE_LPASS_GEM_NOC] =3D &qns_lpass_ag_noc_gemnoc, +}; + +static const struct regmap_config kaanapali_lpass_ag_noc_regmap_config =3D= { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0xe080, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_lpass_ag_noc =3D { + .config =3D &kaanapali_lpass_ag_noc_regmap_config, + .nodes =3D lpass_ag_noc_nodes, + .num_nodes =3D ARRAY_SIZE(lpass_ag_noc_nodes), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const lpass_lpiaon_noc_bcms[] =3D { + &bcm_lp0, +}; + +static struct qcom_icc_node * const lpass_lpiaon_noc_nodes[] =3D { + [MASTER_LPASS_LPINOC] =3D &qnm_lpass_lpinoc, + [SLAVE_LPIAON_NOC_LPASS_AG_NOC] =3D &qns_lpass_aggnoc, +}; + +static const struct regmap_config kaanapali_lpass_lpiaon_noc_regmap_config= =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x19080, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_lpass_lpiaon_noc =3D { + .config =3D &kaanapali_lpass_lpiaon_noc_regmap_config, + .nodes =3D lpass_lpiaon_noc_nodes, + .num_nodes =3D ARRAY_SIZE(lpass_lpiaon_noc_nodes), + .bcms =3D lpass_lpiaon_noc_bcms, + .num_bcms =3D ARRAY_SIZE(lpass_lpiaon_noc_bcms), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_node * const lpass_lpicx_noc_nodes[] =3D { + [MASTER_LPASS_PROC] =3D &qnm_lpinoc_dsp_qns4m, + [SLAVE_LPICX_NOC_LPIAON_NOC] =3D &qns_lpi_aon_noc, +}; + +static const struct regmap_config kaanapali_lpass_lpicx_noc_regmap_config = =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x44080, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_lpass_lpicx_noc =3D { + .config =3D &kaanapali_lpass_lpicx_noc_regmap_config, + .nodes =3D lpass_lpicx_noc_nodes, + .num_nodes =3D ARRAY_SIZE(lpass_lpicx_noc_nodes), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const mc_virt_bcms[] =3D { + &bcm_acv, + &bcm_mc0, +}; + +static struct qcom_icc_node * const mc_virt_nodes[] =3D { + [MASTER_LLCC] =3D &llcc_mc, + [SLAVE_EBI1] =3D &ebi, +}; + +static const struct qcom_icc_desc kaanapali_mc_virt =3D { + .nodes =3D mc_virt_nodes, + .num_nodes =3D ARRAY_SIZE(mc_virt_nodes), + .bcms =3D mc_virt_bcms, + .num_bcms =3D ARRAY_SIZE(mc_virt_bcms), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const mmss_noc_bcms[] =3D { + &bcm_mm0, + &bcm_mm1, +}; + +static struct qcom_icc_node * const mmss_noc_nodes[] =3D { + [MASTER_CAMNOC_HF] =3D &qnm_camnoc_hf, + [MASTER_CAMNOC_NRT_ICP_SF] =3D &qnm_camnoc_nrt_icp_sf, + [MASTER_CAMNOC_RT_CDM_SF] =3D &qnm_camnoc_rt_cdm_sf, + [MASTER_CAMNOC_SF] =3D &qnm_camnoc_sf, + [MASTER_MDP] =3D &qnm_mdp, + [MASTER_MDSS_DCP] =3D &qnm_mdss_dcp, + [MASTER_CDSP_HCP] =3D &qnm_vapss_hcp, + [MASTER_VIDEO_CV_PROC] =3D &qnm_video_cv_cpu, + [MASTER_VIDEO_EVA] =3D &qnm_video_eva, + [MASTER_VIDEO_MVP] =3D &qnm_video_mvp, + [MASTER_VIDEO_V_PROC] =3D &qnm_video_v_cpu, + [MASTER_CNOC_MNOC_CFG] =3D &qsm_mnoc_cfg, + [SLAVE_MNOC_HF_MEM_NOC] =3D &qns_mem_noc_hf, + [SLAVE_MNOC_SF_MEM_NOC] =3D &qns_mem_noc_sf, + [SLAVE_SERVICE_MNOC] =3D &srvc_mnoc, +}; + +static const struct regmap_config kaanapali_mmss_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x5b800, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_mmss_noc =3D { + .config =3D &kaanapali_mmss_noc_regmap_config, + .nodes =3D mmss_noc_nodes, + .num_nodes =3D ARRAY_SIZE(mmss_noc_nodes), + .bcms =3D mmss_noc_bcms, + .num_bcms =3D ARRAY_SIZE(mmss_noc_bcms), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const nsp_noc_bcms[] =3D { + &bcm_co0, +}; + +static struct qcom_icc_node * const nsp_noc_nodes[] =3D { + [MASTER_CDSP_PROC] =3D &qnm_nsp, + [SLAVE_CDSP_MEM_NOC] =3D &qns_nsp_gemnoc, +}; + +static const struct regmap_config kaanapali_nsp_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x21280, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_nsp_noc =3D { + .config =3D &kaanapali_nsp_noc_regmap_config, + .nodes =3D nsp_noc_nodes, + .num_nodes =3D ARRAY_SIZE(nsp_noc_nodes), + .bcms =3D nsp_noc_bcms, + .num_bcms =3D ARRAY_SIZE(nsp_noc_bcms), + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const pcie_anoc_bcms[] =3D { + &bcm_sn4, +}; + +static struct qcom_icc_node * const pcie_anoc_nodes[] =3D { + [MASTER_PCIE_ANOC_CFG] =3D &qsm_pcie_anoc_cfg, + [MASTER_PCIE_0] =3D &xm_pcie, + [SLAVE_ANOC_PCIE_GEM_NOC] =3D &qns_pcie_gemnoc, + [SLAVE_SERVICE_PCIE_ANOC] =3D &srvc_pcie_aggre_noc, +}; + +static const struct regmap_config kaanapali_pcie_anoc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x11400, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_pcie_anoc =3D { + .config =3D &kaanapali_pcie_anoc_regmap_config, + .nodes =3D pcie_anoc_nodes, + .num_nodes =3D ARRAY_SIZE(pcie_anoc_nodes), + .bcms =3D pcie_anoc_bcms, + .num_bcms =3D ARRAY_SIZE(pcie_anoc_bcms), + .qos_requires_clocks =3D true, + .alloc_dyn_id =3D true, +}; + +static struct qcom_icc_bcm * const system_noc_bcms[] =3D { + &bcm_sn0, + &bcm_sn2, + &bcm_sn3, +}; + +static struct qcom_icc_node * const system_noc_nodes[] =3D { + [MASTER_A1NOC_SNOC] =3D &qnm_aggre1_noc, + [MASTER_A2NOC_SNOC] =3D &qnm_aggre2_noc, + [MASTER_APSS_NOC] =3D &qnm_apss_noc, + [MASTER_CNOC_SNOC] =3D &qnm_cnoc_data, + [SLAVE_SNOC_GEM_NOC_SF] =3D &qns_gemnoc_sf, +}; + +static const struct regmap_config kaanapali_system_noc_regmap_config =3D { + .reg_bits =3D 32, + .reg_stride =3D 4, + .val_bits =3D 32, + .max_register =3D 0x1f080, + .fast_io =3D true, +}; + +static const struct qcom_icc_desc kaanapali_system_noc =3D { + .config =3D &kaanapali_system_noc_regmap_config, + .nodes =3D system_noc_nodes, + .num_nodes =3D ARRAY_SIZE(system_noc_nodes), + .bcms =3D system_noc_bcms, + .num_bcms =3D ARRAY_SIZE(system_noc_bcms), + .alloc_dyn_id =3D true, +}; + +static const struct of_device_id qnoc_of_match[] =3D { + { .compatible =3D "qcom,kaanapali-aggre-noc", .data =3D &kaanapali_aggre_= noc }, + { .compatible =3D "qcom,kaanapali-clk-virt", .data =3D &kaanapali_clk_vir= t }, + { .compatible =3D "qcom,kaanapali-cnoc-cfg", .data =3D &kaanapali_cnoc_cf= g }, + { .compatible =3D "qcom,kaanapali-cnoc-main", .data =3D &kaanapali_cnoc_m= ain }, + { .compatible =3D "qcom,kaanapali-gem-noc", .data =3D &kaanapali_gem_noc = }, + { .compatible =3D "qcom,kaanapali-lpass-ag-noc", .data =3D &kaanapali_lpa= ss_ag_noc }, + { .compatible =3D "qcom,kaanapali-lpass-lpiaon-noc", .data =3D &kaanapali= _lpass_lpiaon_noc }, + { .compatible =3D "qcom,kaanapali-lpass-lpicx-noc", .data =3D &kaanapali_= lpass_lpicx_noc }, + { .compatible =3D "qcom,kaanapali-mc-virt", .data =3D &kaanapali_mc_virt = }, + { .compatible =3D "qcom,kaanapali-mmss-noc", .data =3D &kaanapali_mmss_no= c }, + { .compatible =3D "qcom,kaanapali-nsp-noc", .data =3D &kaanapali_nsp_noc = }, + { .compatible =3D "qcom,kaanapali-pcie-anoc", .data =3D &kaanapali_pcie_a= noc }, + { .compatible =3D "qcom,kaanapali-system-noc", .data =3D &kaanapali_syste= m_noc }, + { } +}; +MODULE_DEVICE_TABLE(of, qnoc_of_match); + +static struct platform_driver qnoc_driver =3D { + .probe =3D qcom_icc_rpmh_probe, + .remove =3D qcom_icc_rpmh_remove, + .driver =3D { + .name =3D "qnoc-kaanapali", + .of_match_table =3D qnoc_of_match, + .sync_state =3D icc_sync_state, + }, +}; + +static int __init qnoc_driver_init(void) +{ + return platform_driver_register(&qnoc_driver); +} +core_initcall(qnoc_driver_init); + +static void __exit qnoc_driver_exit(void) +{ + platform_driver_unregister(&qnoc_driver); +} +module_exit(qnoc_driver_exit); + +MODULE_DESCRIPTION("Qualcomm Kaanapali NoC driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0