From nobody Sun Feb 8 10:03:29 2026 Received: from SA9PR02CU001.outbound.protection.outlook.com (mail-southcentralusazon11013014.outbound.protection.outlook.com [40.93.196.14]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3691B3678D7; Thu, 30 Oct 2025 15:49:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.196.14 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839359; cv=fail; b=NlVhxlVMvU9ftO6yLlbIr+Jyi68VN0gfzmh4TRb8DGaTJV++CMUwhCgnZ3hPlbAN4sA9taven2/eXYTlYSp+VPHZGH/arkLe8ed3OkwQSAAC2RnwcZDVzX0wuJbVf1baZ2MJcQymHjw293Cz1AXIsHmyClIzfwjirUjD5TBBn7I= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839359; c=relaxed/simple; bh=DrnP4Uq+CTuKP7U8fcT+BSQX48r9J/PFyfrr9gumNwA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=FDqi5dou3q8RS7ZPUHgYSXN4QtK+WoNLVrLgdu391Fyjr/uXClNT7Z9wS1zh8qzj0LK+dfQvWGHUvKv9lSmQn5n3fj7RMrpDvDrmweonZRTr4BT2kGEM3r5pFz9aCGtrbadYFzPgTT70WKQ6qa+8yMrmQm5qiG8+ZiBe4UMj5D0= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=T195H2Zu; arc=fail smtp.client-ip=40.93.196.14 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="T195H2Zu" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=rCx9cpQ0DXE78eEISZm705zTENeWh/xf0cRKrwRt28priY18Fv3tphfaHpMc6xhsyxOK2fgWuFDLKWIEG/ynGT+/JB0L6T36XmliTAjszpEb9GL68hsXpKOcuyAC8h4EiouJMBWZXV0I2290ihQ7fKRfPZ5lthXaZyM/pnQOXE1gOIkh17+ukh3f5lkrrJK/PHP6efcfGq2/ymmsPqPHUzVTkfAoGB1U+OihMqPicJUNz6T3LUSxNVvHasJpif3JC7Q9U1OR7AxYnUTBSMh1aMvBo6o4jl5GO+z/FP2cKnwpTjiuS5LYtt30zt9NpFgXszmrLvSfoZa9yZllN8tXAA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=g9Qnfk+5VfSuiVTVzoLuCrKVsywOdibxdmgBaC0ggh0=; b=VtFMiahCnCqYpQuQomdY4jT5DN8Q6WKK748CbX+uQgyaxolGvdSMmvAdUJOW22jkYilrXWNhRdovRu5xxkRPAit9xfWUNA5f5GdS0vxxRUD1k8faEexCQbb+QJ5vDZkm9M9R5XDIEhbjWPA9Z1OZZzf4Pc52A6y9W+IF/BJMU9HSoQAfORP6Uz9DKbgnQRSmo+bsvdmK0jyCuXV4RMAo1mYCMEDe9AhHUU/nP58byDox4usm6sjoBaopxvkCrtGMveEBJPyl947QbuAWMDqUO3i9BmHXDa5CVlkeCCv2y1/RAEJ6Y03FTDv3B90p7S8cEDzxs56Hsk/8h0QmZ8S5oQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=g9Qnfk+5VfSuiVTVzoLuCrKVsywOdibxdmgBaC0ggh0=; b=T195H2ZuSFKds/tbMOu8BB3hxdeFPdlCBf9XSmLQfSzJFA8gIA8+heu2rSDktTWSPuB8WmC5H1xGqx1/IPQLx/shSbxA3DhesvtwGkhhZrC/eXMZhXGcHxdB3tVUxLE7KRCxzih4XU7s+HtlWwsvpwPBq4uZAjBqoLqx3sXQyUezvPbGt8e4fc+S7ZgRKUs96srMdFMQAng4iO6XbQ8gLE/MrMJ/GWTDLzHpf+PVo3XDF5XpTE6vYKd8FBqrg9WfIsu7q+P4hSFgbGdHGRZ/XH+ajtWzCoEbg7rt50be/ziUNagWxIfM4mSHK70/2+uZOggUcGwhiksWAdar+BjV1A== Received: from MN2PR15CA0038.namprd15.prod.outlook.com (2603:10b6:208:237::7) by SJ5PPFCD5E2E1DE.namprd12.prod.outlook.com (2603:10b6:a0f:fc02::9a2) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9253.18; Thu, 30 Oct 2025 15:49:04 +0000 Received: from BL6PEPF0001AB58.namprd02.prod.outlook.com (2603:10b6:208:237:cafe::9d) by MN2PR15CA0038.outlook.office365.com (2603:10b6:208:237::7) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9275.14 via Frontend Transport; Thu, 30 Oct 2025 15:48:48 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by BL6PEPF0001AB58.mail.protection.outlook.com (10.167.241.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.10 via Frontend Transport; Thu, 30 Oct 2025 15:49:03 +0000 Received: from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Thu, 30 Oct 2025 08:48:46 -0700 Received: from drhqmail203.nvidia.com (10.126.190.182) by drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Oct 2025 08:48:45 -0700 Received: from ipp2-2168.ipp2a1.colossus.nvidia.com (10.127.8.14) by mail.nvidia.com (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Thu, 30 Oct 2025 08:48:45 -0700 From: Zhi Wang To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , , Bjorn Helgaas Subject: [PATCH v3 1/5] rust: io: factor common I/O helpers into Io trait Date: Thu, 30 Oct 2025 15:48:38 +0000 Message-ID: <20251030154842.450518-2-zhiw@nvidia.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251030154842.450518-1-zhiw@nvidia.com> References: <20251030154842.450518-1-zhiw@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL6PEPF0001AB58:EE_|SJ5PPFCD5E2E1DE:EE_ X-MS-Office365-Filtering-Correlation-Id: faf3e0d2-9de7-4f6e-d61c-08de17cbd9c8 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|36860700013|7416014|82310400026|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?7KsWNR3nQ4CtFN9SsA1J4X+fIaduacJbk6gsUkMRLoWGjx5z6bzDzPfwlV1j?= =?us-ascii?Q?Vi3ljT4XxibYf52hTGkd9wczQQOKke+n5fM9D/l/TZH8TYOZPhXF3VniXgq9?= =?us-ascii?Q?QYsqKA8swrWxywDAOmjlXu+0Vtr7FLBCFqBdKqxqkXaRfUxDv9LsKaTMh3Th?= =?us-ascii?Q?UkBTNo3mnz0sx3yRfR7szV4hA5m1wyM9LIx9Og36Db+3ZFu603nIJN5kL+Ul?= =?us-ascii?Q?L6d2NhTewr+N6x1n2O/iBIZL3H5XCAa7CKQoPgLcajM5Va8FxcLjlNOzh/Lr?= =?us-ascii?Q?jSDuzQtbx/TvoX5GCONd5aTsXofUDoy+RYcC9oS+0O/A8AWnztsW+XNI/3Yp?= =?us-ascii?Q?6WOlLj67ZMU79iUniuAEr+Rvdpit2U4pXpyoRZrwD4NRryJTOLU/RDpdFuYG?= =?us-ascii?Q?1wKVf3GiFN++OZtXothbv/gcOhipSeNeE6vOP8PBs7IUA/wV1Y0PRGreLXNU?= =?us-ascii?Q?EXAn53PRSaw8d/U4+UEsiRmm2yGlYF+SiENjMUj6viBSSWPGSwLPpMsmDVQD?= =?us-ascii?Q?MZk41+MnjwCB1jQKfPzEIqKLD3ReAJ2eh7vJ+xHD0gP14SRzpOR0uOvn0GiF?= =?us-ascii?Q?yyYxspdntd+rmwme7fDNVoB8QN+DlMVTmE///azSKByxUFMRZVvVwrYlEmoh?= =?us-ascii?Q?SRFcJhE9f7W2RY3XgJKqC3ssrRIXeo5ShzAIY4Bb06O7D4tRKhdnRUkl/GMY?= =?us-ascii?Q?zRRuUWE1xJHfVygz0XCF29QllsbLaVMNF+lLsDwWXeMA88JeuItYUw7qBeR0?= =?us-ascii?Q?wpJBGyfFN83OBiO2Z6W9XVPhy2K224Qw2UCsFz84n2Aaq1rFMlasafXYsL3U?= =?us-ascii?Q?349vR7s1uakltRrfm3zYJJ2+1ns2KrYUSgzD1aol1K3Kh6NtypWCf0rVpXid?= =?us-ascii?Q?+ieCBKOC6xJiSbfFlfnc6olLS6M9RR1ki8K/eyIRlYxqJ/DV9I5wpCuZjDce?= =?us-ascii?Q?p+v7hygH0T2vj7iCsyOw2OAKyjrLXfZdg51kKEX58bZp1t8GDjMzVYBqF4pg?= =?us-ascii?Q?2erSDx1tsFkEtmE/YvbkAWY5xAu3YT7O2Solx6+Ph4pKGCd+RYpTsFgfxT2Z?= =?us-ascii?Q?raEySCOJR3tqFYvW8KhTeu5yQEO6hCX7ziNkChWwhfb9clFa0dXaT/Fs5mXG?= =?us-ascii?Q?YZa75MR7iKNcDCi9oHPBy4VRHNaQMzVezDL4PlWRWfdCAKFPnVrlKECMkt8L?= =?us-ascii?Q?hsbnmDTcRQhuoaAUJ9es37v3Ohr0FLZFJqK1za1MoRD57my6OsMn5BDcmemf?= =?us-ascii?Q?ftngIr1EhzWDTW/yt8E1An8xV7paeIJy8NVe8lzFiSsISobNPuLl5EwDzZJJ?= =?us-ascii?Q?NqwX2aJyllLTAMEycSUpV4ajXVtFbNHdJxaxUZY2m7l+CrX9AyiJDXoaYY+R?= =?us-ascii?Q?PwMF9D0kNHr/rT9BkBOXy8AYkcxGO28/Q7Ogt5UxMur54lLvr4OTAby9hXwQ?= =?us-ascii?Q?lZ+W1fgMFJ+fUNBuzsTCU/+pgbGt+Mluo3lSge5RKyfs1RhtoIqZI0nwdKak?= =?us-ascii?Q?UbO48wlJzDVRWGFEn9f+y7MLfNtoNkK8LmrSEj9nSItoK9CW8x+fE9sNCNDT?= =?us-ascii?Q?lM36FqB+F8A0o5YLKkA=3D?= X-Forefront-Antispam-Report: CIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(1800799024)(36860700013)(7416014)(82310400026)(376014);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Oct 2025 15:49:03.1071 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: faf3e0d2-9de7-4f6e-d61c-08de17cbd9c8 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL6PEPF0001AB58.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ5PPFCD5E2E1DE Content-Type: text/plain; charset="utf-8" The previous Io type combined both the generic I/O access helpers and MMIO implementation details in a single struct. To establish a cleaner layering between the I/O interface and its concrete backends, paving the way for supporting additional I/O mechanisms in the future, Io need to be factored. Factor the common helpers into a new Io trait, and move the MMIO-specific logic into a dedicated Mmio type implementing that trait. Rename the IoRaw to MmioRaw and update the bus MMIO implementations to use MmioRaw. No functional change intended. Cc: Alexandre Courbot Cc: Bjorn Helgaas Cc: Danilo Krummrich Cc: John Hubbard Signed-off-by: Zhi Wang --- drivers/gpu/nova-core/regs/macros.rs | 90 +++++---- drivers/gpu/nova-core/vbios.rs | 1 + rust/kernel/devres.rs | 12 +- rust/kernel/io.rs | 279 ++++++++++++++++++++------- rust/kernel/io/mem.rs | 16 +- rust/kernel/io/poll.rs | 4 +- rust/kernel/pci.rs | 10 +- samples/rust/rust_driver_pci.rs | 2 +- 8 files changed, 289 insertions(+), 125 deletions(-) diff --git a/drivers/gpu/nova-core/regs/macros.rs b/drivers/gpu/nova-core/r= egs/macros.rs index fd1a815fa57d..80daaa486bc1 100644 --- a/drivers/gpu/nova-core/regs/macros.rs +++ b/drivers/gpu/nova-core/regs/macros.rs @@ -369,16 +369,18 @@ impl $name { =20 /// Read the register from its address in `io`. #[inline(always)] - pub(crate) fn read(io: &T) -> Self where - T: ::core::ops::Deref>, + pub(crate) fn read(io: &T) -> Self wh= ere + T: ::core::ops::Deref, + I: ::kernel::io::Io, { Self(io.read32($offset)) } =20 /// Write the value contained in `self` to the register addres= s in `io`. #[inline(always)] - pub(crate) fn write(self, io: &T) where - T: ::core::ops::Deref>, + pub(crate) fn write(self, io: &T) whe= re + T: ::core::ops::Deref, + I: ::kernel::io::Io, { io.write32(self.0, $offset) } @@ -386,11 +388,12 @@ pub(crate) fn write(self, io: &= T) where /// Read the register from its address in `io` and run `f` on = its value to obtain a new /// value to write back. #[inline(always)] - pub(crate) fn update( + pub(crate) fn update( io: &T, f: F, ) where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, F: ::core::ops::FnOnce(Self) -> Self, { let reg =3D f(Self::read(io)); @@ -408,12 +411,13 @@ impl $name { /// Read the register from `io`, using the base address provid= ed by `base` and adding /// the register's offset to it. #[inline(always)] - pub(crate) fn read( + pub(crate) fn read( io: &T, #[allow(unused_variables)] base: &B, ) -> Self where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, { const OFFSET: usize =3D $name::OFFSET; @@ -428,13 +432,14 @@ pub(crate) fn read( /// Write the value contained in `self` to `io`, using the bas= e address provided by /// `base` and adding the register's offset to it. #[inline(always)] - pub(crate) fn write( + pub(crate) fn write( self, io: &T, #[allow(unused_variables)] base: &B, ) where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, { const OFFSET: usize =3D $name::OFFSET; @@ -449,12 +454,13 @@ pub(crate) fn write( /// the register's offset to it, then run `f` on its value to = obtain a new value to /// write back. #[inline(always)] - pub(crate) fn update( + pub(crate) fn update( io: &T, base: &B, f: F, ) where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, F: ::core::ops::FnOnce(Self) -> Self, { @@ -474,11 +480,12 @@ impl $name { =20 /// Read the array register at index `idx` from its address in= `io`. #[inline(always)] - pub(crate) fn read( + pub(crate) fn read( io: &T, idx: usize, ) -> Self where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, { build_assert!(idx < Self::SIZE); =20 @@ -490,12 +497,13 @@ pub(crate) fn read( =20 /// Write the value contained in `self` to the array register = with index `idx` in `io`. #[inline(always)] - pub(crate) fn write( + pub(crate) fn write( self, io: &T, idx: usize ) where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, { build_assert!(idx < Self::SIZE); =20 @@ -507,12 +515,13 @@ pub(crate) fn write( /// Read the array register at index `idx` in `io` and run `f`= on its value to obtain a /// new value to write back. #[inline(always)] - pub(crate) fn update( + pub(crate) fn update( io: &T, idx: usize, f: F, ) where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, F: ::core::ops::FnOnce(Self) -> Self, { let reg =3D f(Self::read(io, idx)); @@ -524,11 +533,12 @@ pub(crate) fn update( /// The validity of `idx` is checked at run-time, and `EINVAL`= is returned is the /// access was out-of-bounds. #[inline(always)] - pub(crate) fn try_read( + pub(crate) fn try_read( io: &T, idx: usize, ) -> ::kernel::error::Result where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, { if idx < Self::SIZE { Ok(Self::read(io, idx)) @@ -542,12 +552,13 @@ pub(crate) fn try_read( /// The validity of `idx` is checked at run-time, and `EINVAL`= is returned is the /// access was out-of-bounds. #[inline(always)] - pub(crate) fn try_write( + pub(crate) fn try_write( self, io: &T, idx: usize, ) -> ::kernel::error::Result where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, { if idx < Self::SIZE { Ok(self.write(io, idx)) @@ -562,12 +573,13 @@ pub(crate) fn try_write( /// The validity of `idx` is checked at run-time, and `EINVAL`= is returned is the /// access was out-of-bounds. #[inline(always)] - pub(crate) fn try_update( + pub(crate) fn try_update( io: &T, idx: usize, f: F, ) -> ::kernel::error::Result where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, F: ::core::ops::FnOnce(Self) -> Self, { if idx < Self::SIZE { @@ -593,13 +605,14 @@ impl $name { /// Read the array register at index `idx` from `io`, using th= e base address provided /// by `base` and adding the register's offset to it. #[inline(always)] - pub(crate) fn read( + pub(crate) fn read( io: &T, #[allow(unused_variables)] base: &B, idx: usize, ) -> Self where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, { build_assert!(idx < Self::SIZE); @@ -614,14 +627,15 @@ pub(crate) fn read( /// Write the value contained in `self` to `io`, using the bas= e address provided by /// `base` and adding the offset of array register `idx` to it. #[inline(always)] - pub(crate) fn write( + pub(crate) fn write( self, io: &T, #[allow(unused_variables)] base: &B, idx: usize ) where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, { build_assert!(idx < Self::SIZE); @@ -636,13 +650,14 @@ pub(crate) fn write( /// by `base` and adding the register's offset to it, then run= `f` on its value to /// obtain a new value to write back. #[inline(always)] - pub(crate) fn update( + pub(crate) fn update( io: &T, base: &B, idx: usize, f: F, ) where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, F: ::core::ops::FnOnce(Self) -> Self, { @@ -656,12 +671,13 @@ pub(crate) fn update( /// The validity of `idx` is checked at run-time, and `EINVAL`= is returned is the /// access was out-of-bounds. #[inline(always)] - pub(crate) fn try_read( + pub(crate) fn try_read( io: &T, base: &B, idx: usize, ) -> ::kernel::error::Result where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, { if idx < Self::SIZE { @@ -677,13 +693,14 @@ pub(crate) fn try_read( /// The validity of `idx` is checked at run-time, and `EINVAL`= is returned is the /// access was out-of-bounds. #[inline(always)] - pub(crate) fn try_write( + pub(crate) fn try_write( self, io: &T, base: &B, idx: usize, ) -> ::kernel::error::Result where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, { if idx < Self::SIZE { @@ -700,13 +717,14 @@ pub(crate) fn try_write( /// The validity of `idx` is checked at run-time, and `EINVAL`= is returned is the /// access was out-of-bounds. #[inline(always)] - pub(crate) fn try_update( + pub(crate) fn try_update( io: &T, base: &B, idx: usize, f: F, ) -> ::kernel::error::Result where - T: ::core::ops::Deref>, + T: ::core::ops::Deref, + I: ::kernel::io::Io, B: crate::regs::macros::RegisterBase<$base>, F: ::core::ops::FnOnce(Self) -> Self, { diff --git a/drivers/gpu/nova-core/vbios.rs b/drivers/gpu/nova-core/vbios.rs index 74ed6d61e6cc..cafb2d99c82b 100644 --- a/drivers/gpu/nova-core/vbios.rs +++ b/drivers/gpu/nova-core/vbios.rs @@ -10,6 +10,7 @@ use kernel::error::Result; use kernel::prelude::*; use kernel::ptr::{Alignable, Alignment}; +use kernel::io::Io; use kernel::types::ARef; =20 /// The offset of the VBIOS ROM in the BAR0 space. diff --git a/rust/kernel/devres.rs b/rust/kernel/devres.rs index 10a6a1789854..12a4474df3c3 100644 --- a/rust/kernel/devres.rs +++ b/rust/kernel/devres.rs @@ -52,11 +52,11 @@ struct Inner { /// # Examples /// /// ```no_run -/// # use kernel::{bindings, device::{Bound, Device}, devres::Devres, io::= {Io, IoRaw}}; +/// # use kernel::{bindings, device::{Bound, Device}, devres::Devres, io::= {Io, Mmio, MmioRaw}}; /// # use core::ops::Deref; /// /// // See also [`pci::Bar`] for a real example. -/// struct IoMem(IoRaw); +/// struct IoMem(MmioRaw); /// /// impl IoMem { /// /// # Safety @@ -71,7 +71,7 @@ struct Inner { /// return Err(ENOMEM); /// } /// -/// Ok(IoMem(IoRaw::new(addr as usize, SIZE)?)) +/// Ok(IoMem(MmioRaw::new(addr as usize, SIZE)?)) /// } /// } /// @@ -83,11 +83,11 @@ struct Inner { /// } /// /// impl Deref for IoMem { -/// type Target =3D Io; +/// type Target =3D Mmio; /// /// fn deref(&self) -> &Self::Target { /// // SAFETY: The memory range stored in `self` has been properly= mapped in `Self::new`. -/// unsafe { Io::from_raw(&self.0) } +/// unsafe { Mmio::from_raw(&self.0) } /// } /// } /// # fn no_run(dev: &Device) -> Result<(), Error> { @@ -230,7 +230,7 @@ pub fn device(&self) -> &Device { /// /// ```no_run /// # #![cfg(CONFIG_PCI)] - /// # use kernel::{device::Core, devres::Devres, pci}; + /// # use kernel::{device::Core, devres::Devres, io::Io, pci}; /// /// fn from_core(dev: &pci::Device, devres: Devres= >) -> Result { /// let bar =3D devres.access(dev.as_ref())?; diff --git a/rust/kernel/io.rs b/rust/kernel/io.rs index ee182b0b5452..0b48edabf39a 100644 --- a/rust/kernel/io.rs +++ b/rust/kernel/io.rs @@ -4,7 +4,7 @@ //! //! C header: [`include/asm-generic/io.h`](srctree/include/asm-generic/io.= h) =20 -use crate::error::{code::EINVAL, Result}; +use crate::error::{code::EINVAL, code::ENOTSUPP, Result}; use crate::{bindings, build_assert, ffi::c_void}; =20 pub mod mem; @@ -18,16 +18,16 @@ /// By itself, the existence of an instance of this structure does not pro= vide any guarantees that /// the represented MMIO region does exist or is properly mapped. /// -/// Instead, the bus specific MMIO implementation must convert this raw re= presentation into an `Io` -/// instance providing the actual memory accessors. Only by the conversion= into an `Io` structure -/// any guarantees are given. -pub struct IoRaw { +/// Instead, the bus specific MMIO implementation must convert this raw re= presentation into an +/// `Mmio` instance providing the actual memory accessors. Only by the con= version into an `Mmio` +/// structure any guarantees are given. +pub struct MmioRaw { addr: usize, maxsize: usize, } =20 -impl IoRaw { - /// Returns a new `IoRaw` instance on success, an error otherwise. +impl MmioRaw { + /// Returns a new `MmioRaw` instance on success, an error otherwise. pub fn new(addr: usize, maxsize: usize) -> Result { if maxsize < SIZE { return Err(EINVAL); @@ -62,11 +62,11 @@ pub fn maxsize(&self) -> usize { /// # Examples /// /// ```no_run -/// # use kernel::{bindings, ffi::c_void, io::{Io, IoRaw}}; +/// # use kernel::{bindings, ffi::c_void, io::{Io, Mmio, MmioRaw}}; /// # use core::ops::Deref; /// /// // See also [`pci::Bar`] for a real example. -/// struct IoMem(IoRaw); +/// struct IoMem(MmioRaw); /// /// impl IoMem { /// /// # Safety @@ -81,7 +81,7 @@ pub fn maxsize(&self) -> usize { /// return Err(ENOMEM); /// } /// -/// Ok(IoMem(IoRaw::new(addr as usize, SIZE)?)) +/// Ok(IoMem(MmioRaw::new(addr as usize, SIZE)?)) /// } /// } /// @@ -93,11 +93,11 @@ pub fn maxsize(&self) -> usize { /// } /// /// impl Deref for IoMem { -/// type Target =3D Io; +/// type Target =3D Mmio; /// /// fn deref(&self) -> &Self::Target { /// // SAFETY: The memory range stored in `self` has been properly= mapped in `Self::new`. -/// unsafe { Io::from_raw(&self.0) } +/// unsafe { Mmio::from_raw(&self.0) } /// } /// } /// @@ -111,29 +111,31 @@ pub fn maxsize(&self) -> usize { /// # } /// ``` #[repr(transparent)] -pub struct Io(IoRaw); +pub struct Mmio(MmioRaw); =20 macro_rules! define_read { - ($(#[$attr:meta])* $name:ident, $try_name:ident, $c_fn:ident -> $type_= name:ty) =3D> { + (infallible, $(#[$attr:meta])* $vis:vis $name:ident, $c_fn:ident -> $t= ype_name:ty) =3D> { /// Read IO data from a given offset known at compile time. /// /// Bound checks are performed on compile time, hence if the offse= t is not known at compile /// time, the build will fail. $(#[$attr])* #[inline] - pub fn $name(&self, offset: usize) -> $type_name { + $vis fn $name(&self, offset: usize) -> $type_name { let addr =3D self.io_addr_assert::<$type_name>(offset); =20 // SAFETY: By the type invariant `addr` is a valid address for= MMIO operations. unsafe { bindings::$c_fn(addr as *const c_void) } } + }; =20 + (fallible, $(#[$attr:meta])* $vis:vis $try_name:ident, $c_fn:ident -> = $type_name:ty) =3D> { /// Read IO data from a given offset. /// /// Bound checks are performed on runtime, it fails if the offset = (plus the type size) is /// out of bounds. $(#[$attr])* - pub fn $try_name(&self, offset: usize) -> Result<$type_name> { + $vis fn $try_name(&self, offset: usize) -> Result<$type_name> { let addr =3D self.io_addr::<$type_name>(offset)?; =20 // SAFETY: By the type invariant `addr` is a valid address for= MMIO operations. @@ -143,26 +145,28 @@ pub fn $try_name(&self, offset: usize) -> Result<$typ= e_name> { } =20 macro_rules! define_write { - ($(#[$attr:meta])* $name:ident, $try_name:ident, $c_fn:ident <- $type_= name:ty) =3D> { + (infallible, $(#[$attr:meta])* $vis:vis $name:ident, $c_fn:ident <- $t= ype_name:ty) =3D> { /// Write IO data from a given offset known at compile time. /// /// Bound checks are performed on compile time, hence if the offse= t is not known at compile /// time, the build will fail. $(#[$attr])* #[inline] - pub fn $name(&self, value: $type_name, offset: usize) { + $vis fn $name(&self, value: $type_name, offset: usize) { let addr =3D self.io_addr_assert::<$type_name>(offset); =20 // SAFETY: By the type invariant `addr` is a valid address for= MMIO operations. unsafe { bindings::$c_fn(value, addr as *mut c_void) } } + }; =20 + (fallible, $(#[$attr:meta])* $vis:vis $try_name:ident, $c_fn:ident <- = $type_name:ty) =3D> { /// Write IO data from a given offset. /// /// Bound checks are performed on runtime, it fails if the offset = (plus the type size) is /// out of bounds. $(#[$attr])* - pub fn $try_name(&self, value: $type_name, offset: usize) -> Resul= t { + $vis fn $try_name(&self, value: $type_name, offset: usize) -> Resu= lt { let addr =3D self.io_addr::<$type_name>(offset)?; =20 // SAFETY: By the type invariant `addr` is a valid address for= MMIO operations. @@ -172,43 +176,37 @@ pub fn $try_name(&self, value: $type_name, offset: us= ize) -> Result { }; } =20 -impl Io { - /// Converts an `IoRaw` into an `Io` instance, providing the accessors= to the MMIO mapping. - /// - /// # Safety - /// - /// Callers must ensure that `addr` is the start of a valid I/O mapped= memory region of size - /// `maxsize`. - pub unsafe fn from_raw(raw: &IoRaw) -> &Self { - // SAFETY: `Io` is a transparent wrapper around `IoRaw`. - unsafe { &*core::ptr::from_ref(raw).cast() } +/// Checks whether an access of type `U` at the given `offset` +/// is valid within this region. +#[inline] +const fn offset_valid(offset: usize, size: usize) -> bool { + let type_size =3D core::mem::size_of::(); + if let Some(end) =3D offset.checked_add(type_size) { + end <=3D size && offset % type_size =3D=3D 0 + } else { + false } +} =20 +/// Represents a region of I/O space of a fixed size. +/// +/// Provides common helpers for offset validation and address +/// calculation on top of a base address and maximum size. +/// +/// Types implementing this trait (e.g. MMIO BARs or PCI config +/// regions) can share the same accessors. +pub trait Io { /// Returns the base address of this mapping. - #[inline] - pub fn addr(&self) -> usize { - self.0.addr() - } + fn addr(&self) -> usize; =20 /// Returns the maximum size of this mapping. - #[inline] - pub fn maxsize(&self) -> usize { - self.0.maxsize() - } - - #[inline] - const fn offset_valid(offset: usize, size: usize) -> bool { - let type_size =3D core::mem::size_of::(); - if let Some(end) =3D offset.checked_add(type_size) { - end <=3D size && offset % type_size =3D=3D 0 - } else { - false - } - } + fn maxsize(&self) -> usize; =20 + /// Returns the absolute I/O address for a given `offset`. + /// Performs runtime bounds checks using [`offset_valid`] #[inline] fn io_addr(&self, offset: usize) -> Result { - if !Self::offset_valid::(offset, self.maxsize()) { + if !offset_valid::(offset, self.maxsize()) { return Err(EINVAL); } =20 @@ -217,50 +215,197 @@ fn io_addr(&self, offset: usize) -> Result= { self.addr().checked_add(offset).ok_or(EINVAL) } =20 + /// Returns the absolute I/O address for a given `offset`, + /// performing compile-time bound checks. #[inline] fn io_addr_assert(&self, offset: usize) -> usize { - build_assert!(Self::offset_valid::(offset, SIZE)); + build_assert!(offset_valid::(offset, SIZE)); =20 self.addr() + offset } =20 - define_read!(read8, try_read8, readb -> u8); - define_read!(read16, try_read16, readw -> u16); - define_read!(read32, try_read32, readl -> u32); + /// Infallible 8-bit read with compile-time bounds check. + fn read8(&self, _offset: usize) -> u8 { + !0 + } + + /// Infallible 16-bit read with compile-time bounds check. + fn read16(&self, _offset: usize) -> u16 { + !0 + } + + /// Infallible 32-bit read with compile-time bounds check. + fn read32(&self, _offset: usize) -> u32 { + !0 + } + + /// Infallible 64-bit read with compile-time bounds check (64-bit only= ). + #[cfg(CONFIG_64BIT)] + fn read64(&self, _offset: usize) -> u64 { + !0 + } + + /// Fallible 8-bit read with runtime bounds check. + fn try_read8(&self, _offset: usize) -> Result { + Err(ENOTSUPP) + } + + /// Fallible 16-bit read with runtime bounds check. + fn try_read16(&self, _offset: usize) -> Result { + Err(ENOTSUPP) + } + + /// Fallible 32-bit read with runtime bounds check. + fn try_read32(&self, _offset: usize) -> Result { + Err(ENOTSUPP) + } + + /// Fallible 64-bit read with runtime bounds check (64-bit only). + #[cfg(CONFIG_64BIT)] + fn try_read64(&self, _offset: usize) -> Result { + Err(ENOTSUPP) + } + + /// Infallible 8-bit write with compile-time bounds check. + fn write8(&self, _value: u8, _offset: usize) { + () + } + + /// Infallible 16-bit write with compile-time bounds check. + fn write16(&self, _value: u16, _offset: usize) { + () + } + + /// Infallible 32-bit write with compile-time bounds check. + fn write32(&self, _value: u32, _offset: usize) { + () + } + + /// Infallible 64-bit write with compile-time bounds check (64-bit onl= y). + #[cfg(CONFIG_64BIT)] + fn write64(&self, _value: u64, _offset: usize) { + () + } + + /// Fallible 8-bit write with runtime bounds check. + fn try_write8(&self, value: u8, offset: usize) -> Result; + + /// Fallible 16-bit write with runtime bounds check. + fn try_write16(&self, value: u16, offset: usize) -> Result; + + /// Fallible 32-bit write with runtime bounds check. + fn try_write32(&self, value: u32, offset: usize) -> Result; + + /// Fallible 64-bit write with runtime bounds check (64-bit only). + #[cfg(CONFIG_64BIT)] + fn try_write64(&self, _value: u64, _offset: usize) -> Result { + Err(ENOTSUPP) + } +} + +impl Io for Mmio { + /// Returns the base address of this mapping. + #[inline] + fn addr(&self) -> usize { + self.0.addr() + } + + /// Returns the maximum size of this mapping. + #[inline] + fn maxsize(&self) -> usize { + self.0.maxsize() + } + + define_read!(infallible, read8, readb -> u8); + define_read!(infallible, read16, readw -> u16); + define_read!(infallible, read32, readl -> u32); define_read!( + infallible, #[cfg(CONFIG_64BIT)] read64, - try_read64, readq -> u64 ); =20 - define_read!(read8_relaxed, try_read8_relaxed, readb_relaxed -> u8); - define_read!(read16_relaxed, try_read16_relaxed, readw_relaxed -> u16); - define_read!(read32_relaxed, try_read32_relaxed, readl_relaxed -> u32); + define_read!(fallible, try_read8, readb -> u8); + define_read!(fallible, try_read16, readw -> u16); + define_read!(fallible, try_read32, readl -> u32); define_read!( + fallible, #[cfg(CONFIG_64BIT)] - read64_relaxed, - try_read64_relaxed, - readq_relaxed -> u64 + try_read64, + readq -> u64 ); =20 - define_write!(write8, try_write8, writeb <- u8); - define_write!(write16, try_write16, writew <- u16); - define_write!(write32, try_write32, writel <- u32); + define_write!(infallible, write8, writeb <- u8); + define_write!(infallible, write16, writew <- u16); + define_write!(infallible, write32, writel <- u32); define_write!( + infallible, #[cfg(CONFIG_64BIT)] write64, + writeq <- u64 + ); + + define_write!(fallible, try_write8, writeb <- u8); + define_write!(fallible, try_write16, writew <- u16); + define_write!(fallible, try_write32, writel <- u32); + define_write!( + fallible, + #[cfg(CONFIG_64BIT)] try_write64, writeq <- u64 ); +} + +impl Mmio { + /// Converts an `MmioRaw` into an `Mmio` instance, providing the acces= sors to the MMIO mapping. + /// + /// # Safety + /// + /// Callers must ensure that `addr` is the start of a valid I/O mapped= memory region of size + /// `maxsize`. + pub unsafe fn from_raw(raw: &MmioRaw) -> &Self { + // SAFETY: `Mmio` is a transparent wrapper around `MmioRaw`. + unsafe { &*core::ptr::from_ref(raw).cast() } + } + + define_read!(infallible, pub read8_relaxed, readb_relaxed -> u8); + define_read!(infallible, pub read16_relaxed, readw_relaxed -> u16); + define_read!(infallible, pub read32_relaxed, readl_relaxed -> u32); + define_read!( + infallible, + #[cfg(CONFIG_64BIT)] + pub read64_relaxed, + readq_relaxed -> u64 + ); + + define_read!(fallible, pub try_read8_relaxed, readb_relaxed -> u8); + define_read!(fallible, pub try_read16_relaxed, readw_relaxed -> u16); + define_read!(fallible, pub try_read32_relaxed, readl_relaxed -> u32); + define_read!( + fallible, + #[cfg(CONFIG_64BIT)] + pub try_read64_relaxed, + readq_relaxed -> u64 + ); + + define_write!(infallible, pub write8_relaxed, writeb_relaxed <- u8); + define_write!(infallible, pub write16_relaxed, writew_relaxed <- u16); + define_write!(infallible, pub write32_relaxed, writel_relaxed <- u32); + define_write!( + infallible, + #[cfg(CONFIG_64BIT)] + pub write64_relaxed, + writeq_relaxed <- u64 + ); =20 - define_write!(write8_relaxed, try_write8_relaxed, writeb_relaxed <- u8= ); - define_write!(write16_relaxed, try_write16_relaxed, writew_relaxed <- = u16); - define_write!(write32_relaxed, try_write32_relaxed, writel_relaxed <- = u32); + define_write!(fallible, pub try_write8_relaxed, writeb_relaxed <- u8); + define_write!(fallible, pub try_write16_relaxed, writew_relaxed <- u16= ); + define_write!(fallible, pub try_write32_relaxed, writel_relaxed <- u32= ); define_write!( + fallible, #[cfg(CONFIG_64BIT)] - write64_relaxed, - try_write64_relaxed, + pub try_write64_relaxed, writeq_relaxed <- u64 ); } diff --git a/rust/kernel/io/mem.rs b/rust/kernel/io/mem.rs index 6f99510bfc3a..93cad8539b18 100644 --- a/rust/kernel/io/mem.rs +++ b/rust/kernel/io/mem.rs @@ -11,8 +11,8 @@ use crate::io; use crate::io::resource::Region; use crate::io::resource::Resource; -use crate::io::Io; -use crate::io::IoRaw; +use crate::io::Mmio; +use crate::io::MmioRaw; use crate::prelude::*; =20 /// An IO request for a specific device and resource. @@ -195,7 +195,7 @@ pub fn new<'a>(io_request: IoRequest<'a>) -> impl PinIn= it, Error> + } =20 impl Deref for ExclusiveIoMem { - type Target =3D Io; + type Target =3D Mmio; =20 fn deref(&self) -> &Self::Target { &self.iomem @@ -209,10 +209,10 @@ fn deref(&self) -> &Self::Target { /// /// # Invariants /// -/// [`IoMem`] always holds an [`IoRaw`] instance that holds a valid pointe= r to the +/// [`IoMem`] always holds an [`MmioRaw`] instance that holds a valid poin= ter to the /// start of the I/O memory mapped region. pub struct IoMem { - io: IoRaw, + io: MmioRaw, } =20 impl IoMem { @@ -247,7 +247,7 @@ fn ioremap(resource: &Resource) -> Result { return Err(ENOMEM); } =20 - let io =3D IoRaw::new(addr as usize, size)?; + let io =3D MmioRaw::new(addr as usize, size)?; let io =3D IoMem { io }; =20 Ok(io) @@ -270,10 +270,10 @@ fn drop(&mut self) { } =20 impl Deref for IoMem { - type Target =3D Io; + type Target =3D Mmio; =20 fn deref(&self) -> &Self::Target { // SAFETY: Safe as by the invariant of `IoMem`. - unsafe { Io::from_raw(&self.io) } + unsafe { Mmio::from_raw(&self.io) } } } diff --git a/rust/kernel/io/poll.rs b/rust/kernel/io/poll.rs index 613eb25047ef..a9fea091303b 100644 --- a/rust/kernel/io/poll.rs +++ b/rust/kernel/io/poll.rs @@ -37,12 +37,12 @@ /// # Examples /// /// ```no_run -/// use kernel::io::{Io, poll::read_poll_timeout}; +/// use kernel::io::{Io, Mmio, poll::read_poll_timeout}; /// use kernel::time::Delta; /// /// const HW_READY: u16 =3D 0x01; /// -/// fn wait_for_hardware(io: &Io) -> Result<()> { +/// fn wait_for_hardware(io: &Mmio) -> Result<()>= { /// match read_poll_timeout( /// // The `op` closure reads the value of a specific status regis= ter. /// || io.try_read16(0x1000), diff --git a/rust/kernel/pci.rs b/rust/kernel/pci.rs index 7fcc5f6022c1..77a8eb39ad32 100644 --- a/rust/kernel/pci.rs +++ b/rust/kernel/pci.rs @@ -10,7 +10,7 @@ devres::Devres, driver, error::{from_result, to_result, Result}, - io::{Io, IoRaw}, + io::{Mmio, MmioRaw}, irq::{self, IrqRequest}, str::CStr, sync::aref::ARef, @@ -313,7 +313,7 @@ pub struct Device( /// memory mapped PCI bar and its size. pub struct Bar { pdev: ARef, - io: IoRaw, + io: MmioRaw, num: i32, } =20 @@ -349,7 +349,7 @@ fn new(pdev: &Device, num: u32, name: &CStr) -> Result<= Self> { return Err(ENOMEM); } =20 - let io =3D match IoRaw::new(ioptr, len as usize) { + let io =3D match MmioRaw::new(ioptr, len as usize) { Ok(io) =3D> io, Err(err) =3D> { // SAFETY: @@ -403,11 +403,11 @@ fn drop(&mut self) { } =20 impl Deref for Bar { - type Target =3D Io; + type Target =3D Mmio; =20 fn deref(&self) -> &Self::Target { // SAFETY: By the type invariant of `Self`, the MMIO range in `sel= f.io` is properly mapped. - unsafe { Io::from_raw(&self.io) } + unsafe { Mmio::from_raw(&self.io) } } } =20 diff --git a/samples/rust/rust_driver_pci.rs b/samples/rust/rust_driver_pci= .rs index 55a683c39ed9..528e672b6b89 100644 --- a/samples/rust/rust_driver_pci.rs +++ b/samples/rust/rust_driver_pci.rs @@ -4,7 +4,7 @@ //! //! To make this driver probe, QEMU must be run with `-device pci-testdev`. =20 -use kernel::{c_str, device::Core, devres::Devres, pci, prelude::*, sync::a= ref::ARef}; +use kernel::{c_str, device::Core, devres::Devres, io::Io, pci, prelude::*,= sync::aref::ARef}; =20 struct Regs; =20 --=20 2.47.3 From nobody Sun Feb 8 10:03:29 2026 Received: from BYAPR05CU005.outbound.protection.outlook.com (mail-westusazon11010045.outbound.protection.outlook.com [52.101.85.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 763093655C8; Thu, 30 Oct 2025 15:49:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.85.45 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839353; cv=fail; b=k/zPo4fawm/bSSi4a9wI7E/OuGZg/QW2i0b0DVAH3XJU23jkgFYEfbT+m/YnkC9WUGsuzUYdh1FQAVoo+Dr2dkShxmF8EH6F52akkqv+vG8x2kIWoKzufmVQNcI1NXqYhnuJqpt+2Z9GCPJ0MCP4+VIoPsAMHgLwmuvXmRlkmok= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839353; c=relaxed/simple; bh=rRhHGCQ1kstpOWr/xxbJbK6KRnjpWobRGKP7Nvn42mQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=OsRTC03UFuN/I/FOFm+HpsvW0Ci8ZunirExfB7y/S7ecRwOtr7b4MXWNMuMezg2D6rVDiQWC/ckx2RuxyeXgELaHt8TSXdx9M4t98LWeW8ShXK8AUsVNctHt8FfWrCs7eNfeUbyKQV2n0UyjyG3IKsLSrZMxeRdhnNQuA8I03S4= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=mSAbFr8+; arc=fail smtp.client-ip=52.101.85.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="mSAbFr8+" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=OW6DW0h0DMdvIyN7uzD/1uEhKmgBBdWuS9rSSpAA2bTnWPE9QcOau+zeuY7QUwHWEfEXXP3nNUgfiJzVIexxTc2dGXkOKAEhmiMypwfm6s78yY8Euelo6lKF35NT8GJq/BhXUOi4jyFqH5kEu4Gnlohx9zOolZiJnzxv9QaoCoxqJ8mxneTy+1F+O8qwXGiG/71CW/raI6/82av+WIZGFZAqWPZOEYryA18UK1ivclsQfUog8U/88HaOYq4IGKPfyO3BuaorTdW1ibi2Zd5/KLdD70R3fdl2OXPl2yu6bZk1EHuD8xujC/EhOKD5HLoQW0FjagkAM9jHFRP/obksqQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0RaAPirYXPHG/YiaMjCt5+7rzl+2l5kGFT7D7fJe6Gc=; b=U0BQwSHMTyeafVwLINLNa7qHFk81mM/Vw00Oe/8qPVdxxIGTpMosNSJSsmRrKK2NxHH8ZQxjUyRFLYJuaarTU6c8KggXE4UCHwJq37NuFKW2fkP0KxMP9tI8sXdZvHx+RN+F+/Iw1DsenoV4Oc5nkt0DYEQ/mPOsgv47j+Q6s/dER9urkKBYx5t+SHuxHVmYE8KPDN3qKYOV2m2YG5ISAEcf7PtIwdg9rfqztkx1XcyWfgkb+I5QyuWzi5SnVWstEEdzz7ghdKux8ebzFACUyX4U3HQzIYAwHWS8p6oo5PWSa1LineYuLwyQX/KA5VK+NiHPXOHYv21Touazmz5fOg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0RaAPirYXPHG/YiaMjCt5+7rzl+2l5kGFT7D7fJe6Gc=; b=mSAbFr8+/0zDjgWbuPDLSNJe9GKEMGo9ZdaXbpkLgSssVEujLatbt6IZ5rTHi8hjUVgOQxk2d0lLYtKHRu1roEo2zuVJ05bX03BgJbL72HS62/L8vhxvl8FmPkdb7+TqUcnv9m76vRyr1CzYrwKK6ug5e1uCKaGSreOSGfU+5ql4XgEqD2eGQCAqwj4IrDw7zcwqT3ZO/Xs18U0M2o1REkvi/bvFSfr1lV1KxinW3oUwUibmMF+oUxGayDNw7n/FNmq8JzEcYtePP1T1oMide2S4zsnFuy8E+Bouv8sXu62S6Dh9wXq3EEn6IoUxxxpfqOMQrp+Tc/e6rYMDgSY2dg== Received: from DS2PEPF0000455A.namprd21.prod.outlook.com (2603:10b6:f:fc00::513) by DS7PR12MB5864.namprd12.prod.outlook.com (2603:10b6:8:7b::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.14; Thu, 30 Oct 2025 15:49:05 +0000 Received: from DS1PEPF0001709A.namprd05.prod.outlook.com (2603:10b6:2c:400:0:1007:0:8) by DS2PEPF0000455A.outlook.office365.com (2603:10b6:f:fc00::513) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9298.5 via Frontend Transport; Thu, 30 Oct 2025 15:49:05 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by DS1PEPF0001709A.mail.protection.outlook.com (10.167.18.104) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.10 via Frontend Transport; Thu, 30 Oct 2025 15:49:05 +0000 Received: from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Thu, 30 Oct 2025 08:48:46 -0700 Received: from drhqmail203.nvidia.com (10.126.190.182) by drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Oct 2025 08:48:46 -0700 Received: from ipp2-2168.ipp2a1.colossus.nvidia.com (10.127.8.14) by mail.nvidia.com (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Thu, 30 Oct 2025 08:48:46 -0700 From: Zhi Wang To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , Subject: [PATCH v3 2/5] rust: io: factor out MMIO read/write macros Date: Thu, 30 Oct 2025 15:48:39 +0000 Message-ID: <20251030154842.450518-3-zhiw@nvidia.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251030154842.450518-1-zhiw@nvidia.com> References: <20251030154842.450518-1-zhiw@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS1PEPF0001709A:EE_|DS7PR12MB5864:EE_ X-MS-Office365-Filtering-Correlation-Id: e058283e-cf73-457d-8ec7-08de17cbdb5c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|82310400026|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?WYDcpIK5gm2DHRo/Kc0IL0CqJmZtlGYCRx2QcBQ+c/Yem+5aQvZiAtQk1m5h?= =?us-ascii?Q?lrS8hPxd/2WUv3gfadhV3EBnF5T6hRWDb4Ht1s0grhnTT+6pm86Id9jFbW1E?= =?us-ascii?Q?5uZ1RMyddYfII2p/64v31+8zpTkJpEr1PWNACVh5qShBVGMnYsw7ttC7oVNf?= =?us-ascii?Q?avCxaKzUJ342qFMfsE3Ge28pgJwy7nI5AxI6v1eM6i2/9x9TQN4nGBAatqnn?= =?us-ascii?Q?U+h1JGF2DApZDPLtfkJimi384C+MJ0STuAPydO1QMBEb6LwcurKQZ4pRLNI/?= =?us-ascii?Q?qZXCm8lcrTg8uJGD1UwhE3fplttIizEg4UX4woPSR9vtP0k+RPhmkWs6GU+v?= =?us-ascii?Q?QaRhm9bkcUqWWY/7U9fteDXiW2kW8Hi6V5gL0A6bXR3JlGS+jvg61WuPkctT?= =?us-ascii?Q?1DmwucgmG3aNcmz0nTAoFdp+BpcALAWqKmlioqeMhiiSOkuWts6VBU2rqmwE?= =?us-ascii?Q?3heHniuZGgFoWxI6A9djzU+n7NqnTtlInh6HfXQu04jyv6cFJtBNTr4BaP4h?= =?us-ascii?Q?STu0pnIc9mBlAu754dfsXe+7J5lYl+vXJmqXAO57AJGWMIABs1hL5uyehujY?= =?us-ascii?Q?2IXCpUnxr5PTpKNhPDAmKQCxO4b148e7aIblV128uAQbqKzTMHPSxCS7xLf7?= =?us-ascii?Q?vG+bLp4E0Vcc4CbLilh07zz3Ki4u7D+ZHW8Yjyybpm5eM6GBeCHXFB+PaybI?= =?us-ascii?Q?t2OhjiA1NZHaLmvWN9ygfA1Xnut/40HyHiaf/9d3m+Fb0Xx0gp+COMFzh3WN?= =?us-ascii?Q?DxmFP+iD6SJX0/KyZXw62zOMaPhLcAtTB/w0GBvd74PIIwwYUr8RWgCMAb1S?= =?us-ascii?Q?7Kfmlb4w72458/ATz6dnG/wxt60K7KzJqbMFgp3cAC77IYbjUQq2qIk4YEXk?= =?us-ascii?Q?cN4ejWTblTqdipi49ABiSjriiAK1nKK3/qARqGzwdy+2aTlP+VpinGLKRIZ7?= =?us-ascii?Q?eAQc55ZljMZJt2IYdbigiIVQasciDoZi+q+MK5IGvj/czT4e62pkUbOHqQo9?= =?us-ascii?Q?ZbvLZ4f1x1MiWW1qfNqgxcJFqX7TC0/HEZaaEM2EMkJe+l5htUo35UfnSuVL?= =?us-ascii?Q?31GkFAJtOCGtvqf1npzi2HeQaxKKCi+09G4kLliyiVK8sjUU3rD6sH61c+lA?= =?us-ascii?Q?NwDkjQMjd/Onbf8An8dRK3fUsXBYR3dHaSP5fhRIqt2T0QmlU+m81Io4XYa5?= =?us-ascii?Q?tnvCkBtQZtpiPg4nMjx7v4YnD5qCShtsEtYnUfXPR2mCvcOKnPiEDR2ZVuSb?= =?us-ascii?Q?+/FfcuISNc3l7xPSrTMnyUuuWCJNszOR67X40Gyvtu8XkwdG+uc1soww/I1N?= =?us-ascii?Q?laNndWQ4N7t/238OEJQSQ0//bw7r8j1TTyLUKiLLhe3huOZk94MLfhGIXa6V?= =?us-ascii?Q?qN1u67zgdYX3OOywbeNtEdb0C0XOETVWLmmyoUw51bTfDWgOiGVax03RjIdb?= =?us-ascii?Q?5HT+ajpggHlHonbOpIxPhhulyryn9I3s9j+FNYMl4BH6abLr00QqITHhm63e?= =?us-ascii?Q?4eAXCu1NHxFevJsmdj0l9kPtZ5GM/EM4FVEH8NMJvT4A4+PSttt3EfDXAbZu?= =?us-ascii?Q?BveWnLEJvM3l5OfHfpQ=3D?= X-Forefront-Antispam-Report: CIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(376014)(7416014)(82310400026)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Oct 2025 15:49:05.7845 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e058283e-cf73-457d-8ec7-08de17cbdb5c X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS1PEPF0001709A.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR12MB5864 Content-Type: text/plain; charset="utf-8" Refactor the existing MMIO accessors to use common call macros instead of inlining the bindings calls in each `define_{read,write}!` expansion. This factoring separates the common offset/bounds checks from the low-level call pattern, making it easier to add additional I/O accessor families. No functional change intended. Signed-off-by: Zhi Wang --- rust/kernel/io.rs | 110 ++++++++++++++++++++++++++++++---------------- 1 file changed, 73 insertions(+), 37 deletions(-) diff --git a/rust/kernel/io.rs b/rust/kernel/io.rs index 0b48edabf39a..ded0f4ecf2ad 100644 --- a/rust/kernel/io.rs +++ b/rust/kernel/io.rs @@ -113,8 +113,34 @@ pub fn maxsize(&self) -> usize { #[repr(transparent)] pub struct Mmio(MmioRaw); =20 +macro_rules! call_mmio_read { + (infallible, $c_fn:ident, $self:ident, $type:ty, $addr:expr) =3D> { + // SAFETY: By the type invariant `addr` is a valid address for MMI= O operations. + unsafe { bindings::$c_fn($addr as *const c_void) as $type } + }; + + (fallible, $c_fn:ident, $self:ident, $type:ty, $addr:expr) =3D> {{ + // SAFETY: By the type invariant `addr` is a valid address for MMI= O operations. + Ok(unsafe { bindings::$c_fn($addr as *const c_void) as $type }) + }}; +} + +macro_rules! call_mmio_write { + (infallible, $c_fn:ident, $self:ident, $ty:ty, $addr:expr, $value:expr= ) =3D> { + // SAFETY: By the type invariant `addr` is a valid address for MMI= O operations. + unsafe { bindings::$c_fn($value, $addr as *mut c_void) } + }; + + (fallible, $c_fn:ident, $self:ident, $ty:ty, $addr:expr, $value:expr) = =3D> {{ + // SAFETY: By the type invariant `addr` is a valid address for MMI= O operations. + unsafe { bindings::$c_fn($value, $addr as *mut c_void) }; + Ok(()) + }}; +} + macro_rules! define_read { - (infallible, $(#[$attr:meta])* $vis:vis $name:ident, $c_fn:ident -> $t= ype_name:ty) =3D> { + (infallible, $(#[$attr:meta])* $vis:vis $name:ident, $call_macro:ident= , $c_fn:ident -> + $type_name:ty) =3D> { /// Read IO data from a given offset known at compile time. /// /// Bound checks are performed on compile time, hence if the offse= t is not known at compile @@ -124,12 +150,13 @@ macro_rules! define_read { $vis fn $name(&self, offset: usize) -> $type_name { let addr =3D self.io_addr_assert::<$type_name>(offset); =20 - // SAFETY: By the type invariant `addr` is a valid address for= MMIO operations. - unsafe { bindings::$c_fn(addr as *const c_void) } + // SAFETY: By the type invariant `addr` is a valid address for= IO operations. + $call_macro!(infallible, $c_fn, self, $type_name, addr) } }; =20 - (fallible, $(#[$attr:meta])* $vis:vis $try_name:ident, $c_fn:ident -> = $type_name:ty) =3D> { + (fallible, $(#[$attr:meta])* $vis:vis $try_name:ident, $call_macro:ide= nt, $c_fn:ident -> + $type_name:ty) =3D> { /// Read IO data from a given offset. /// /// Bound checks are performed on runtime, it fails if the offset = (plus the type size) is @@ -138,14 +165,16 @@ macro_rules! define_read { $vis fn $try_name(&self, offset: usize) -> Result<$type_name> { let addr =3D self.io_addr::<$type_name>(offset)?; =20 - // SAFETY: By the type invariant `addr` is a valid address for= MMIO operations. - Ok(unsafe { bindings::$c_fn(addr as *const c_void) }) + // SAFETY: By the type invariant `addr` is a valid address for= IO operations. + $call_macro!(fallible, $c_fn, self, $type_name, addr) } }; } +pub(crate) use define_read; =20 macro_rules! define_write { - (infallible, $(#[$attr:meta])* $vis:vis $name:ident, $c_fn:ident <- $t= ype_name:ty) =3D> { + (infallible, $(#[$attr:meta])* $vis:vis $name:ident, $call_macro:ident= , $c_fn:ident <- + $type_name:ty) =3D> { /// Write IO data from a given offset known at compile time. /// /// Bound checks are performed on compile time, hence if the offse= t is not known at compile @@ -155,12 +184,12 @@ macro_rules! define_write { $vis fn $name(&self, value: $type_name, offset: usize) { let addr =3D self.io_addr_assert::<$type_name>(offset); =20 - // SAFETY: By the type invariant `addr` is a valid address for= MMIO operations. - unsafe { bindings::$c_fn(value, addr as *mut c_void) } + $call_macro!(infallible, $c_fn, self, $type_name, addr, value); } }; =20 - (fallible, $(#[$attr:meta])* $vis:vis $try_name:ident, $c_fn:ident <- = $type_name:ty) =3D> { + (fallible, $(#[$attr:meta])* $vis:vis $try_name:ident, $call_macro:ide= nt, $c_fn:ident <- + $type_name:ty) =3D> { /// Write IO data from a given offset. /// /// Bound checks are performed on runtime, it fails if the offset = (plus the type size) is @@ -169,12 +198,11 @@ macro_rules! define_write { $vis fn $try_name(&self, value: $type_name, offset: usize) -> Resu= lt { let addr =3D self.io_addr::<$type_name>(offset)?; =20 - // SAFETY: By the type invariant `addr` is a valid address for= MMIO operations. - unsafe { bindings::$c_fn(value, addr as *mut c_void) } - Ok(()) + $call_macro!(fallible, $c_fn, self, $type_name, addr, value) } }; } +pub(crate) use define_write; =20 /// Checks whether an access of type `U` at the given `offset` /// is valid within this region. @@ -316,43 +344,47 @@ fn maxsize(&self) -> usize { self.0.maxsize() } =20 - define_read!(infallible, read8, readb -> u8); - define_read!(infallible, read16, readw -> u16); - define_read!(infallible, read32, readl -> u32); + define_read!(infallible, read8, call_mmio_read, readb -> u8); + define_read!(infallible, read16, call_mmio_read, readw -> u16); + define_read!(infallible, read32, call_mmio_read, readl -> u32); define_read!( infallible, #[cfg(CONFIG_64BIT)] read64, + call_mmio_read, readq -> u64 ); =20 - define_read!(fallible, try_read8, readb -> u8); - define_read!(fallible, try_read16, readw -> u16); - define_read!(fallible, try_read32, readl -> u32); + define_read!(fallible, try_read8, call_mmio_read, readb -> u8); + define_read!(fallible, try_read16, call_mmio_read, readw -> u16); + define_read!(fallible, try_read32, call_mmio_read, readl -> u32); define_read!( fallible, #[cfg(CONFIG_64BIT)] try_read64, + call_mmio_read, readq -> u64 ); =20 - define_write!(infallible, write8, writeb <- u8); - define_write!(infallible, write16, writew <- u16); - define_write!(infallible, write32, writel <- u32); + define_write!(infallible, write8, call_mmio_write, writeb <- u8); + define_write!(infallible, write16, call_mmio_write, writew <- u16); + define_write!(infallible, write32, call_mmio_write, writel <- u32); define_write!( infallible, #[cfg(CONFIG_64BIT)] write64, + call_mmio_write, writeq <- u64 ); =20 - define_write!(fallible, try_write8, writeb <- u8); - define_write!(fallible, try_write16, writew <- u16); - define_write!(fallible, try_write32, writel <- u32); + define_write!(fallible, try_write8, call_mmio_write, writeb <- u8); + define_write!(fallible, try_write16, call_mmio_write, writew <- u16); + define_write!(fallible, try_write32, call_mmio_write, writel <- u32); define_write!( fallible, #[cfg(CONFIG_64BIT)] try_write64, + call_mmio_write, writeq <- u64 ); } @@ -369,43 +401,47 @@ pub unsafe fn from_raw(raw: &MmioRaw) -> &Self { unsafe { &*core::ptr::from_ref(raw).cast() } } =20 - define_read!(infallible, pub read8_relaxed, readb_relaxed -> u8); - define_read!(infallible, pub read16_relaxed, readw_relaxed -> u16); - define_read!(infallible, pub read32_relaxed, readl_relaxed -> u32); + define_read!(infallible, pub read8_relaxed, call_mmio_read, readb_rela= xed -> u8); + define_read!(infallible, pub read16_relaxed, call_mmio_read, readw_rel= axed -> u16); + define_read!(infallible, pub read32_relaxed, call_mmio_read, readl_rel= axed -> u32); define_read!( infallible, #[cfg(CONFIG_64BIT)] pub read64_relaxed, + call_mmio_read, readq_relaxed -> u64 ); =20 - define_read!(fallible, pub try_read8_relaxed, readb_relaxed -> u8); - define_read!(fallible, pub try_read16_relaxed, readw_relaxed -> u16); - define_read!(fallible, pub try_read32_relaxed, readl_relaxed -> u32); + define_read!(fallible, pub try_read8_relaxed, call_mmio_read, readb_re= laxed -> u8); + define_read!(fallible, pub try_read16_relaxed, call_mmio_read, readw_r= elaxed -> u16); + define_read!(fallible, pub try_read32_relaxed, call_mmio_read, readl_r= elaxed -> u32); define_read!( fallible, #[cfg(CONFIG_64BIT)] pub try_read64_relaxed, + call_mmio_read, readq_relaxed -> u64 ); =20 - define_write!(infallible, pub write8_relaxed, writeb_relaxed <- u8); - define_write!(infallible, pub write16_relaxed, writew_relaxed <- u16); - define_write!(infallible, pub write32_relaxed, writel_relaxed <- u32); + define_write!(infallible, pub write8_relaxed, call_mmio_write, writeb_= relaxed <- u8); + define_write!(infallible, pub write16_relaxed, call_mmio_write, writew= _relaxed <- u16); + define_write!(infallible, pub write32_relaxed, call_mmio_write, writel= _relaxed <- u32); define_write!( infallible, #[cfg(CONFIG_64BIT)] pub write64_relaxed, + call_mmio_write, writeq_relaxed <- u64 ); =20 - define_write!(fallible, pub try_write8_relaxed, writeb_relaxed <- u8); - define_write!(fallible, pub try_write16_relaxed, writew_relaxed <- u16= ); - define_write!(fallible, pub try_write32_relaxed, writel_relaxed <- u32= ); + define_write!(fallible, pub try_write8_relaxed, call_mmio_write, write= b_relaxed <- u8); + define_write!(fallible, pub try_write16_relaxed, call_mmio_write, writ= ew_relaxed <- u16); + define_write!(fallible, pub try_write32_relaxed, call_mmio_write, writ= el_relaxed <- u32); define_write!( fallible, #[cfg(CONFIG_64BIT)] pub try_write64_relaxed, + call_mmio_write, writeq_relaxed <- u64 ); } --=20 2.47.3 From nobody Sun Feb 8 10:03:29 2026 Received: from CY7PR03CU001.outbound.protection.outlook.com (mail-westcentralusazon11010017.outbound.protection.outlook.com [40.93.198.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0B5A73655E1; Thu, 30 Oct 2025 15:49:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.198.17 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839351; cv=fail; b=GiJEBAkXmBLMyOZPKEOMyoF0GMhw/uQk97PKpOekWL55rN5bKjLZUCBwLssAN1DUpVzHgnmfP4+o7aPWaLMMnOs9ijpb/QwWSjogZWIn2e3S7PmROco+57huVRtMSG7MnceDL92z6E2XuS5sxXlwW7NuZcgcCKj6c/VQc/vFlsQ= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839351; c=relaxed/simple; bh=TOVory4S9vFIx71r4yaDJG46MLW/MkXNwWKbBg8D4ZA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Fp737+rPBUag6563spLSZjM98PWGqR0NtnV/Z3V5T5OcJ98+asmj7H13CX4iJZosYBeZ8zXXHeGf+w8+fEIoI6PHYry8JTz0RDo200GLpuJ2awKTJVRcJirPhFDoJe44yzHJOpEbcfxClCqph0JVQkh0uLMDgXr64w6CEAqU0S8= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=O6IN14CN; arc=fail smtp.client-ip=40.93.198.17 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="O6IN14CN" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=TbkbyMhPJqpL98jFEJzwmHubocylIzvLv6j7h0+0tnE3Ll9UDfyXTJlXTWuadVdfegIwDyHEk5gMo1qto8MIz0J2ml2A7GxaIjaVYse7PYVFP8WURifrni0dsfuuZuJuzwO47FTHWonUftj6md0TBswgF4+lJhhaFKoyVogTI8aC2agD0L/S43tpUgM0CBrfsrJVvQjjc5ur/JJcuT+CJRvjFWKgehvi1BdwDRJHPAMDtYrZaWgY0dtUvvJEaEY8j1iPbk8RPDreI54argeGe9/Xhmppj9XgzeqMzwxw6qbDOa3NYziH1RLmWRJhip+iRqMT4AWqM51yyE92HSvV8A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=CNmF9p/0lAx5vQFBCi95S/JBPk0uhJ0EOmkjarRavZc=; b=wrd2BsvS73MPmP7SwZBeRCkCAkTGkmnLeGoDS8rQDdrLKzULsrcOVKdnpwRfHWwarui+3ICNV5D8QQKbFRR6DOfMVT7AFOdYfi+7X9Rhf1ca2ystzBB9QJLr8O9tAkZbYaCBaplf4ho5I70FGTB9BsNiGGf0mi1Q32Ps/KLUW9y9RbxJjrVdnbb5TwhRTq873Dh2qpMci65zR3UmbAAJ8uLFLPv5TF8ZQJJPlxoshWy7wLkgm+Y/s7ItAzuKZSNsk4IUnCBfD0w/yNEKIkRnr2CMdE3IfkKoMjWOATfg1HYxsulngmyG2q4BVkJCMIltiOuS8GjXeSO1DYULkbzbnw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=CNmF9p/0lAx5vQFBCi95S/JBPk0uhJ0EOmkjarRavZc=; b=O6IN14CNWX0Uwk3Nxc/T83jAFx0YITiHPANAxT+cDi4iMxBvofPSRQgc12GfYYO/eqFt+XRPdVNf7XAuZ7EPd1DISdg/nJKKebEal+JXn5hHtLIL5olqrgkaGP2S5uogYUPFN2JDDB3FfWx3J+/Vg5eCMcFH4v92sGu7Rc8XP3+0AX3c96M7tj1nB9Pn1xG6V5eALdXfpulhmIUrhCPBkdp1WYLOtlGpAtV0lKCKaJm61LAA5k+M/vTS1c40p7kA4phU5/3pe8kTUwabcPzBFMWDishjCsbDZqiCzodrD95vFK9uWFnZDscFEMuHBnSdQ0qqc86obGofze/EJOoSLQ== Received: from MN2PR15CA0054.namprd15.prod.outlook.com (2603:10b6:208:237::23) by DM4PR12MB5962.namprd12.prod.outlook.com (2603:10b6:8:69::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.14; Thu, 30 Oct 2025 15:49:05 +0000 Received: from BL6PEPF0001AB58.namprd02.prod.outlook.com (2603:10b6:208:237:cafe::da) by MN2PR15CA0054.outlook.office365.com (2603:10b6:208:237::23) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9275.14 via Frontend Transport; Thu, 30 Oct 2025 15:48:54 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by BL6PEPF0001AB58.mail.protection.outlook.com (10.167.241.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.10 via Frontend Transport; Thu, 30 Oct 2025 15:49:04 +0000 Received: from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Thu, 30 Oct 2025 08:48:47 -0700 Received: from drhqmail203.nvidia.com (10.126.190.182) by drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Oct 2025 08:48:46 -0700 Received: from ipp2-2168.ipp2a1.colossus.nvidia.com (10.127.8.14) by mail.nvidia.com (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Thu, 30 Oct 2025 08:48:46 -0700 From: Zhi Wang To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , Subject: [PATCH v3 3/5] rust: pci: add a helper to query configuration space size Date: Thu, 30 Oct 2025 15:48:40 +0000 Message-ID: <20251030154842.450518-4-zhiw@nvidia.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251030154842.450518-1-zhiw@nvidia.com> References: <20251030154842.450518-1-zhiw@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL6PEPF0001AB58:EE_|DM4PR12MB5962:EE_ X-MS-Office365-Filtering-Correlation-Id: 476c8741-1051-4039-a0a8-08de17cbdac6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|82310400026|7416014|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?Ally6cFdKSfjirBm9LataYUsW7gjpzPgoECzkmLwMnUf4XMtsi37SzQbY0gg?= =?us-ascii?Q?BWo+RK41WdGDnYDglpSbAACBjnyxEzKIhkI8FBj0II6qV90sN6sgp23ErLTG?= =?us-ascii?Q?1ELm73BfQSLvf9CKg23QGXV7QixY2oE3g6cwcPJfsp4VOznz6i9ggs4IqE5Y?= =?us-ascii?Q?aNiU0FcjV0lofSd387n9xByRyY+VAerbVoKFZk1cQXjYedtsi0W4LeTDpwN1?= =?us-ascii?Q?HKq+cZy659T3CjHMnghr7aG40siTZojn0fAzxFgfNSUyfr4x3FThjtNvgp0p?= =?us-ascii?Q?y287nVWeywjMuUS/GbLIqWSBBNlHUgjDidzafilZ5c8QQqV5f9BhUt4gCIkR?= =?us-ascii?Q?u6ceYWeA6mXUuCORm3XmkdXueb0vDpe/hcsgH3BUxQKBl4x6Ot9Qz5eWjnmC?= =?us-ascii?Q?Pu8N8eL8+WTwpyiv1jZHGwu7NL8R7Xd84ud1LD8hHXxD4P7+P573Keq+stCh?= =?us-ascii?Q?CPjoU0hBoY6rOFbkZavaMywhJzj1RzZgFRA1t/3kNn4CUyhGlMRSD2/qZXjD?= =?us-ascii?Q?5wzOLnthHsgcBG/xAanAuCujkYHomA118MHSfRZmCbfAq2f8ZamyMyFFnIy2?= =?us-ascii?Q?/AVfogVEBKNzPdsdGgGhcvOYYxKukFQ2PTN0MpOdRBdW+zcU0zrIoImJ6drF?= =?us-ascii?Q?Rjrt51lFOLYKryOWJ7DvaIV8atWjIj2csDwFgHSObsl8XXwwhAJtkIqv9Oml?= =?us-ascii?Q?76lqjvsCYF77EEGvzqTBKzjGj+NMCNpclmJMkzz/KVJ6PR9TRBaFNGhsme0k?= =?us-ascii?Q?0MXx4i16SllzkyHnzCjzRlijqLXQBYNKhC1xp9uQ4MM5vyHMPMmj2ClMnYhX?= =?us-ascii?Q?Cj6Z2/69JuBmfM1P1VjJKWQNswgYhaXJLtgHCULolvN7ZSlqDDagXPnxpZhE?= =?us-ascii?Q?/HCVsVfkNeDfd9/vZER/73/p9yugzWEKZq6MYvAXvVSZikChiPLB4waMYHAw?= =?us-ascii?Q?flLNTvrAFQqJhlK0iMr6qmjof7ebOMDhJ2gOXWXp19Q1wgYuaJjA8PbKdjhB?= =?us-ascii?Q?zMJtp2u5T25/DqjU7V4Gf0XVaJFBvqUjzus5B/whtAfrbPQs7xSJEz0cRpKl?= =?us-ascii?Q?TUQuK0jTouNG2ekkk54g3HrpGN2TnpZzBIy/xKagRdc90lWu/cVd6I7L8Ot6?= =?us-ascii?Q?MkWgUpIiJOY0UvFVdpf+3d8AicH+ZBbjS6JyZ886CrsBqVeNBPJW+v/92cy6?= =?us-ascii?Q?Y+GlDNylaJBPaz/onc6GuaZpODjLwo00OcvAUKXldfcxYyB4Jtujb/tdnCr/?= =?us-ascii?Q?49y2Ip8k7lhR+sV+ISb7+ifWrz54CTbdc77tfwM1mLKv80SRAL5FMgwvkVaB?= =?us-ascii?Q?cBlj6kqt3mBcFnV/cIpHDwAuYCU7jKD2JDyvkmEa0fWSMI7RBvGLjqCvmB3K?= =?us-ascii?Q?M7uh2tn5x/OB8IGXiLANCIJhMXxhvAauEx95EHZ4E0oBPtO22/1vafaK5sjR?= =?us-ascii?Q?36lI90UTB2LAbblvEGysHxp+ueKfeAzdvI36uBibeOJZhXEgYFS46eFHP269?= =?us-ascii?Q?PP9v9RcwU7cLiHqVAP9EPGdr24A5wPVmIs96ICqfpoQStRXdKhY/l9EKnVmO?= =?us-ascii?Q?5J+qIfVfbKe3PlLJ/9Y=3D?= X-Forefront-Antispam-Report: CIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(82310400026)(7416014)(376014);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Oct 2025 15:49:04.7571 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 476c8741-1051-4039-a0a8-08de17cbdac6 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL6PEPF0001AB58.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB5962 Content-Type: text/plain; charset="utf-8" Expose a safe Rust wrapper for the `cfg_size` field of `struct pci_dev`, allowing drivers to query the size of a device's configuration space. This is useful for code that needs to know whether the device supports extended configuration space (e.g. 256 vs 4096 bytes) when accessing PCI configuration registers and apply runtime checks. Cc: Danilo Krummrich Signed-off-by: Zhi Wang --- rust/kernel/pci.rs | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/rust/kernel/pci.rs b/rust/kernel/pci.rs index 77a8eb39ad32..9ebba8e08d2e 100644 --- a/rust/kernel/pci.rs +++ b/rust/kernel/pci.rs @@ -418,6 +418,19 @@ fn as_raw(&self) -> *mut bindings::pci_dev { } } =20 +/// Represents the size of a PCI configuration space. +/// +/// PCI devices can have either a *normal* (legacy) configuration space of= 256 bytes, +/// or an *extended* configuration space of 4096 bytes as defined in the P= CI Express +/// specification. +pub enum ConfigSpaceSize { + /// 256-byte legacy PCI configuration space. + Normal =3D 256, + + /// 4096-byte PCIe extended configuration space. + Extended =3D 4096, +} + impl Device { /// Returns the PCI vendor ID as [`Vendor`]. /// @@ -514,6 +527,17 @@ pub fn pci_class(&self) -> Class { // SAFETY: `self.as_raw` is a valid pointer to a `struct pci_dev`. Class::from_raw(unsafe { (*self.as_raw()).class }) } + + /// Returns the size of configuration space. + pub fn cfg_size(&self) -> Result { + // SAFETY: `self.as_raw` is a valid pointer to a `struct pci_dev`. + let size =3D unsafe { (*self.as_raw()).cfg_size }; + match size { + 256 =3D> Ok(ConfigSpaceSize::Normal), + 4096 =3D> Ok(ConfigSpaceSize::Extended), + _ =3D> Err(EINVAL), + } + } } =20 impl Device { --=20 2.47.3 From nobody Sun Feb 8 10:03:29 2026 Received: from CY7PR03CU001.outbound.protection.outlook.com (mail-westcentralusazon11010031.outbound.protection.outlook.com [40.93.198.31]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E88273655E0; Thu, 30 Oct 2025 15:49:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.198.31 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839353; cv=fail; b=M2toHWBvwDeAtzUTRS2LsbLqmLX+Idle6cauo1Y0F/eoH7Zs+7hkpWVYQHOcHUWh+2gB50BAMIb14TOQzCHlRUiqJkfnNsV0PZgPROA7bSn+qBHZ8v75b8GTmEgpy8VxdyC3qcVAfCN6q2GFGasPsjfn+E34GlmmEU7pwkmhDsE= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839353; c=relaxed/simple; bh=V4+1I89jrxk7/Vpc2b4JxCBJyu7cb3HtxKJC59JIreU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=u4bdVFMCk9K6uEMfkr4qkMandc6F5oeKqqsdLfEdEm/6MfidvqLY283NKq2Ut47xM7RGVGtMY2+vx1wzz6A4LHW9chlAh7ppljo5vdCGuKtVBjx/P6zKfBpy0PVBg7jJhBH6YMw9p/CXcLPTriQ3l7FacSXvHVG/yr2xxQCon5c= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=S/JVMQXm; arc=fail smtp.client-ip=40.93.198.31 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="S/JVMQXm" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=qz0jP8OUhMicdNc82WeoHqOoO5M9xLLOjXQki9kdhmGGT9jawR+sn5zWdJrJjSa4aq9OqEwIu+2lY2GxuaXdc+eS/5def53jgeTcxtYu6PjTx0M3YPpAvUDKxysRSAXiqqscNOi6tiYa0DUoOfWsnW4x/4sIVRmkSiqBfKSiv0UpOoSSivwPZm3da/CDBHzQkae4lTHh0DYtjv8X3IueSahbSCIQ6I4AehUVQSfx7WNBL/zRV7l1R3dlfkS7imvoqSm++2p+OecnN1AqOzXhsolacc3rv2WPpvtV/13QETbBnHyoER52Mm/eTIJMrKhtBZaaZI5AxBL2ji8D3TCvNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cn0acNwcVDyoAr+3yhpJF1EP43ohtviFSc1ufHxz9yE=; b=jUY3AbeFRoTWozPkuTrIP0LUKTR+D0q2ZG1sH9sB2MKJxJ7LylnG3MeYoOflUZcuc6iOS/UpgZxlPNGowpxSjL6ezXlPfvWS29IanyHOwEd7j2A/p84DphLVGgtvQzx6wPBqLI0evo/zE/XGU4V5GyxV0LzOsvEa0O0/EYIYXjMoxCpvKfNKtgiODfJAjg9u/19PjU8lhea+QqFzAbAdioSNmRUB8q5f4LcelXcK8KYKguFzFxg5n5/xL1W1GSo3pECMQHHpMGBrkCPYeAvgjw66OYwYq2u6WJr04kpSc65JNjz846d04QyBadi3FEpfjKRcbEPRb25gNAPGnHnPMA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cn0acNwcVDyoAr+3yhpJF1EP43ohtviFSc1ufHxz9yE=; b=S/JVMQXmm4mJfa0jLDC6BfyeIeelWQdnL9g0teFWoObpWtyG0eyz1sqFf9thjAOWaDRUdtbjE8odQJoEE6yU4YDi808/DZo2INMmNAYg997OzXR/t+rx+XJExI+dTyJYXtuzQLYDQnkbs6ZqVF3Bu/rj3pqd3loV9vLZ4t1ElVb39fK+BF5nJluXOtBfIpPJCltXAPa6OIiUT7K61hpUsOyaL4OwrJI7boPoohxU/kPSyszWuP8LYrwRc3AjrsB8lBNyWCFyl08ASmliNTQShReZotNptFFsLqXAt8A4jS/OANiBfakQm9XW9u1qyaVbhH/+zoEGZyrmivU0pwXgjw== Received: from MN2PR15CA0043.namprd15.prod.outlook.com (2603:10b6:208:237::12) by SJ5PPF0C60B25BF.namprd12.prod.outlook.com (2603:10b6:a0f:fc02::98a) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9253.18; Thu, 30 Oct 2025 15:49:06 +0000 Received: from BL6PEPF0001AB58.namprd02.prod.outlook.com (2603:10b6:208:237:cafe::6f) by MN2PR15CA0043.outlook.office365.com (2603:10b6:208:237::12) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9275.14 via Frontend Transport; Thu, 30 Oct 2025 15:48:56 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by BL6PEPF0001AB58.mail.protection.outlook.com (10.167.241.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.10 via Frontend Transport; Thu, 30 Oct 2025 15:49:05 +0000 Received: from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Thu, 30 Oct 2025 08:48:47 -0700 Received: from drhqmail203.nvidia.com (10.126.190.182) by drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Oct 2025 08:48:46 -0700 Received: from ipp2-2168.ipp2a1.colossus.nvidia.com (10.127.8.14) by mail.nvidia.com (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Thu, 30 Oct 2025 08:48:46 -0700 From: Zhi Wang To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , Subject: [PATCH v3 4/5] rust: pci: add config space read/write support Date: Thu, 30 Oct 2025 15:48:41 +0000 Message-ID: <20251030154842.450518-5-zhiw@nvidia.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251030154842.450518-1-zhiw@nvidia.com> References: <20251030154842.450518-1-zhiw@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL6PEPF0001AB58:EE_|SJ5PPF0C60B25BF:EE_ X-MS-Office365-Filtering-Correlation-Id: 6b4c66a5-5bb5-4231-26d9-08de17cbdb43 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|7416014|82310400026|376014|1800799024|36860700013; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?IABoTPipSnhcxbzu/M3tv9rGHE/hVketCVGMruZX0IXHUNQDQ3kAH/LJtaTj?= =?us-ascii?Q?Bx4UdCfGpcgP9Lw+ALvrL7amXt/SYbQ+j2vDdWIoeuFP+CYDkmdHwASGiDH6?= =?us-ascii?Q?yaJ2x61nlOG7DprPbpRHB0JhXDpkJyioy3ZyBo8g8FrtPG30usI7pIJfeBul?= =?us-ascii?Q?62Yvx85DRyBPAw76IpxJRToBv7pl6AIQTEmtvdzFJQWjmUIK5txA6y7n8M8K?= =?us-ascii?Q?dr3z3jM4bvJWTX7XpjW2F5erKS5e4JkupCDJ+kT1E60owcxq68LEuOjtitiV?= =?us-ascii?Q?LxCxthD6V99L0o0lNhZu852SNgzh+gyPr+vuWBhUwjqiezNDrv82ibTk/iBO?= =?us-ascii?Q?gQdZaKZqgc70b40AkLqqFTk9HmPdXPxm31LNYTeYj7jU0P6xyMwb3z0F0p2m?= =?us-ascii?Q?d+7pgKkEuyxjSyjKmBvVtTnsNTFF6PhDOZvGVIv7c86HQCpxMkum6+XXqAs8?= =?us-ascii?Q?plkv1padIinPMUC5tjv+k/xqi4f7PqsImqwr9nayH1W9eNvK5Hk1Y8gG6Z/Y?= =?us-ascii?Q?HY9MbwH+RikwsndUqtp1ijlLvIDmgROw7WWqEoAi/B/wyAN//0UMWlCY3eM+?= =?us-ascii?Q?/aQJwYz4Ncq1zruF4Pe54FcbNeqwIn/DRhF69jKrlKYxxqqANtClGrEFWeIN?= =?us-ascii?Q?1ui7mN8c4RhfiM1fdXkBKgWdIAKyG5TKcKblU9hhCRnbxAEmEa2OVqDlAy/O?= =?us-ascii?Q?1nMuXBiCfJZWxP5e0E0zUVM5fXvokVplSNa0/ntmf5Dx4bw2ec4VApJVLpXk?= =?us-ascii?Q?O0kvS3SssCHpOsEWGqSi8Ha59THV+xaULY1lsA76X2prYY99htqMy5U2OJRG?= =?us-ascii?Q?xfeUHjXHFPqrCega6Qj+4R8dPY98odNfePU4pLm2IYVGUNzKHUroZhTTO+8j?= =?us-ascii?Q?ZABcsLyxYjn5LcGy6bYZ4aA6fdErODd16KbxAQM1M1lGNFxeHz2EAN9VRU/v?= =?us-ascii?Q?LD5x+77IRJIkO1OKtgpQG0UGB6PVg+DPZzgpxSjBuRJ9qcWtqt7f/UPXTIxh?= =?us-ascii?Q?HPLLbvRDPytDdpahGZjXQd7V/lOIueXqLwf8WZD2NuDuXnvBLURd+kqysOnq?= =?us-ascii?Q?pDLKxr2yqmIAyCRfV9hAnhz2dZV4vdYxh9ScmkFi/G+RVFfcYz5VC7FbAd1X?= =?us-ascii?Q?hPcRUhzua/R4vYFJMNLNOb8JfJRkOqONu9pBnxRTEreEU74Q5JYw6aipd+Km?= =?us-ascii?Q?k8ne/cAuxzxzuuSN80NHT2xAERjHu8HsPpQAWx9cc7ao+5FIZXYoAcomijUx?= =?us-ascii?Q?BaUHL9mo3tl3O5uLPztTlFBbi1/qs1cMh5ABgzBWoPddgZVWEf1/EaYFbZP1?= =?us-ascii?Q?lwg7Q63W8TXNH7rPvFv9xUTPiLqBpP5YLi0/jIsGKIjSNvhRVed3McbHW1fz?= =?us-ascii?Q?9SvxQPBPwQKkyQhpJpf70NkZh7rdyT/FU/Deku3QUFt10bQN1aNNDKrVGWN3?= =?us-ascii?Q?Wokyvmnn/Ps2ENTGOsDyW01IX/tN31dvOrxPrd1z3qDRj2fd3R8VIhmy9gxu?= =?us-ascii?Q?1LMqYYZVSoAI4sK07oHsKRwEOIT0MnPoGow5sASeVfb6c2DGTDRG853+S+HK?= =?us-ascii?Q?limghCKYoPyymJFLakc=3D?= X-Forefront-Antispam-Report: CIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(82310400026)(376014)(1800799024)(36860700013);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Oct 2025 15:49:05.5799 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 6b4c66a5-5bb5-4231-26d9-08de17cbdb43 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL6PEPF0001AB58.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ5PPF0C60B25BF Content-Type: text/plain; charset="utf-8" Introduce a `ConfigSpace` wrapper in Rust PCI abstraction to provide safe accessors for PCI configuration space. The new type implements the `Io` trait to share offset validation and bound-checking logic with others. Signed-off-by: Zhi Wang --- rust/kernel/pci.rs | 62 +++++++++++++++++++++++++++++++++++++++++++++- 1 file changed, 61 insertions(+), 1 deletion(-) diff --git a/rust/kernel/pci.rs b/rust/kernel/pci.rs index 9ebba8e08d2e..80bf0d2420f3 100644 --- a/rust/kernel/pci.rs +++ b/rust/kernel/pci.rs @@ -10,7 +10,8 @@ devres::Devres, driver, error::{from_result, to_result, Result}, - io::{Mmio, MmioRaw}, + io::{define_read, define_write}, + io::{Io, Mmio, MmioRaw}, irq::{self, IrqRequest}, str::CStr, sync::aref::ARef, @@ -305,6 +306,60 @@ pub struct Device( PhantomData, ); =20 +/// Represents the PCI configuration space of a device. +/// +/// Provides typed read and write accessors for configuration registers +/// using the standard `pci_read_config_*` and `pci_write_config_*` helper= s. +/// +/// The generic const parameter `SIZE` can be used to indicate the +/// maximum size of the configuration space (e.g. 256 bytes for legacy, +/// 4096 bytes for extended config space). The actual size is obtained +/// from the underlying `struct pci_dev` via [`Device::cfg_size`]. +pub struct ConfigSpace<'a, const SIZE: usize =3D { ConfigSpaceSize::Extend= ed as usize }> { + pdev: &'a Device, +} + +macro_rules! call_config_read { + (fallible, $c_fn:ident, $self:ident, $ty:ty, $addr:expr) =3D> {{ + let mut val: $ty =3D 0; + let ret =3D unsafe { bindings::$c_fn($self.pdev.as_raw(), $addr as= i32, &mut val) }; + (ret =3D=3D 0) + .then_some(Ok(val)) + .unwrap_or_else(|| Err(Error::from_errno(ret))) + }}; +} + +macro_rules! call_config_write { + (fallible, $c_fn:ident, $self:ident, $ty:ty, $addr:expr, $value:expr) = =3D> {{ + let ret =3D unsafe { bindings::$c_fn($self.pdev.as_raw(), $addr as= i32, $value) }; + (ret =3D=3D 0) + .then_some(Ok(())) + .unwrap_or_else(|| Err(Error::from_errno(ret))) + }}; +} + +impl<'a, const SIZE: usize> Io for ConfigSpace<'a, SIZE> { + /// Returns the base address of this mapping. + #[inline] + fn addr(&self) -> usize { + 0 + } + + /// Returns the maximum size of this mapping. + #[inline] + fn maxsize(&self) -> usize { + self.pdev.cfg_size().map_or(0, |v| v as usize) + } + + define_read!(fallible, try_read8, call_config_read, pci_read_config_by= te -> u8); + define_read!(fallible, try_read16, call_config_read, pci_read_config_w= ord -> u16); + define_read!(fallible, try_read32, call_config_read, pci_read_config_d= word -> u32); + + define_write!(fallible, try_write8, call_config_write, pci_write_confi= g_byte <- u8); + define_write!(fallible, try_write16, call_config_write, pci_write_conf= ig_word <- u16); + define_write!(fallible, try_write32, call_config_write, pci_write_conf= ig_dword <- u32); +} + /// A PCI BAR to perform I/O-Operations on. /// /// # Invariants @@ -615,6 +670,11 @@ pub fn set_master(&self) { // SAFETY: `self.as_raw` is guaranteed to be a pointer to a valid = `struct pci_dev`. unsafe { bindings::pci_set_master(self.as_raw()) }; } + + /// Return an initialized config space object. + pub fn config_space<'a>(&'a self) -> Result> { + Ok(ConfigSpace { pdev: self }) + } } =20 // SAFETY: `Device` is a transparent wrapper of a type that doesn't depend= on `Device`'s generic --=20 2.47.3 From nobody Sun Feb 8 10:03:29 2026 Received: from SA9PR02CU001.outbound.protection.outlook.com (mail-southcentralusazon11013021.outbound.protection.outlook.com [40.93.196.21]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1B383365D2A; Thu, 30 Oct 2025 15:49:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.196.21 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839354; cv=fail; b=u/Pn51nIxMS8CWMPAUlurDzx+k5Tp30Glr/qjjLYV1Un1l5YWlwUdm9yyHxqc/zLjZtKyHImaB9OFDsciteddqlExp/UDGbL9b3QhCqjnmILKGEstTb6aBjTp938WSPjUcszrMfcUryvoLAZUydJ57DY10crDHF/IjIqRKKxbfc= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761839354; c=relaxed/simple; bh=RpbvDJtkw2/AUnfYeXm1Q/jOely8M/XVE2bCQk1f/Xs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ZBfiBCM/BZ6JEDSpZEbz/igVgM4Z+/w4Rni+9YN0wJ+QyrNVKdYNffpWkuQEY4cMFyfYIRe1iHiefZjvXCZkM2cIBl411p6F+i5V1IavwDbXaGCpZk9GPcwTuBXbfn5s1Yq6OqFS7Ik9xBtmhdw26yEnyKH0mqj4ik/HlA/hcrI= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=I6XB/YD0; arc=fail smtp.client-ip=40.93.196.21 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="I6XB/YD0" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=nsbNuf+uogX4kBd888Q6P2kHp8gQYsbet965C0RwT/a5h5ufkHfB2AourcRoGm4JXD8kp9jjhc6r7xYrcHFeLZKuoY4PEeEgc67iiqyw/T3KU0tz15M327haoC8tvNEdFzkjwUc5B1KGhlDdDGfnSbLs9LMWGc/reoXwkui6GD1nz5uIO8ORK/TORwCApI3Dt1YsTRJJV6Nrow0CJWurBwnM27moAD6zLm8otJs4c4XwfKeQGhIUoiiCV07XTwBWVHqRJPJ6VBlBb1DfYhe8Z6kn4mhn4FYXlzJfu/9hfEBLtQ6e4k2PWw6tMGX5yoVQdbpcZhzdxIg24LMuejr1nw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=w9c6vpHLEGEGYFzFW6RKkAkL27E23uLlwsfhX0CedRQ=; b=FTyUh+9A6O6aW5QB7bKFZFlL5ItIr9y6oKO/wS0cho5LVbHoVL3A2c+WpvfrSRR1joU/EKUjV5Zf5cScngy6DVFYKc1SlxlM96a/jPiqVaRyM5zjUWP5/lPF+A2aJSg1IPaFfZVBPJjRlQb3gGu1qqJ1J/8gfVHfxwI9/Zajw+xHGLRBCyy9iu65DsN2/Er9hRQ/IveuMWEtTuzIC51sVmEh87A/y+2kDYXHhMCdBDM7jOIAxMwsol3y9yQjDNN8A774QBoaVhvV2WglGAdMqipmFuuDP4yXADvu5000nZrvkZst/nxHwLBpxJbVqHfBTm9npT6/XmH5BqjfBoVy9g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=w9c6vpHLEGEGYFzFW6RKkAkL27E23uLlwsfhX0CedRQ=; b=I6XB/YD0Ohk5bISu+VlDKaeHpBS29gk8JXR5EVJZpbvycNNVI34K6vuf/jQ9J+UjnJ1XehZHeqbvWgO1hPbOhsxgsLOwiUtQp2tDfaYPjD1sx7z9xknvcv97QwsUA5V6eSj8bLB4Fn6kag9Rj/CdKdnWH0apeTTh1prc1zq1ZT0ZDZH0lsl/GXSyeC/c4H4yUZUcHOj/KVHNDZ5srs6gNTYnp2Uidpzrns3v618T6+SoAnG7A4lL51L8+t8vQg0WInfiX275oGusmHLqST1Q/ECeXNmjBs+lFAc1pdjkpRlushDoOXQAbkxvbrGDvaFk3PiFtyNQTkYrSq4H3D3Rsw== Received: from DS2PEPF0000455E.namprd21.prod.outlook.com (2603:10b6:f:fc00::50b) by SN7PR12MB7297.namprd12.prod.outlook.com (2603:10b6:806:2ad::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9253.18; Thu, 30 Oct 2025 15:49:06 +0000 Received: from DS1PEPF0001709A.namprd05.prod.outlook.com (2603:10b6:2c:400:0:1007:0:8) by DS2PEPF0000455E.outlook.office365.com (2603:10b6:f:fc00::50b) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9298.4 via Frontend Transport; Thu, 30 Oct 2025 15:49:06 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by DS1PEPF0001709A.mail.protection.outlook.com (10.167.18.104) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9275.10 via Frontend Transport; Thu, 30 Oct 2025 15:49:06 +0000 Received: from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Thu, 30 Oct 2025 08:48:47 -0700 Received: from drhqmail203.nvidia.com (10.126.190.182) by drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Thu, 30 Oct 2025 08:48:47 -0700 Received: from ipp2-2168.ipp2a1.colossus.nvidia.com (10.127.8.14) by mail.nvidia.com (10.126.190.182) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Thu, 30 Oct 2025 08:48:47 -0700 From: Zhi Wang To: CC: , , , , , , , , , , , , , , , , , , , , , , , , , Subject: [PATCH v3 5/5] sample: rust: pci: add tests for config space routines Date: Thu, 30 Oct 2025 15:48:42 +0000 Message-ID: <20251030154842.450518-6-zhiw@nvidia.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20251030154842.450518-1-zhiw@nvidia.com> References: <20251030154842.450518-1-zhiw@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS1PEPF0001709A:EE_|SN7PR12MB7297:EE_ X-MS-Office365-Filtering-Correlation-Id: 91f4c475-c688-492e-855d-08de17cbdbd1 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|1800799024|36860700013|7416014|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?CGyY93HQKa4j6n6DfAJfiwzCxQTML+BKBjZ0At3R1cIEYW4AdM73OU4bOXh6?= =?us-ascii?Q?3UKJu1k7tKwzWlIiEerFOa6hSIo18F8gmvHE0DxHEEPfzx3tKZa+5dK4wFK9?= =?us-ascii?Q?MGLu2W/4P05ymElJu3BS8hepy+K/ODhVHI5K5IeZOOPbjKnmQH8NjRxDuJWY?= =?us-ascii?Q?keDTFj0oN+clarLA7HTdeTbIJnxcUGL09E28jSAz/NyPWVowHJnBQSvTXLqF?= =?us-ascii?Q?8f9z0FSyqivGjE+P/DryXo1ZiFWC9poWTdjSNvK0d1BsCndvXynuvP1r5X6Y?= =?us-ascii?Q?lC5VYBvOx6MDp4EWcyLw9D9eWtziPQ2nZuKiwvWwRyz3KrY6jp30BY6pZTzl?= =?us-ascii?Q?i7OoBDGr+U1PMLwebCK6lQK0nhpHd6cCbqNh9JH5wFChpO9UJfp1YsZDHhNN?= =?us-ascii?Q?uXQsUtu6EZ4KIJ3g/JkIgnMFQQRhfta0q+aRU1LSxRPR+iZP188vMnB9VLlg?= =?us-ascii?Q?HDmq6Wn2fHuoWb+BHKbKuAP0FWCpsY5ezmx+G3VI2rQIiyJul+ddETWDXdBp?= =?us-ascii?Q?5iY/25+wlxS7UK2USByQdKLVDsqRKXiNkfwpSphs8TveFi97PAvHPcdh19tU?= =?us-ascii?Q?8zE8Z4GfxeKYPqQVI/SCVmmmDSLVFs+KMX84zpC2txF61sI3GRz40uhevH7X?= =?us-ascii?Q?hxtWSoLEeU0cVlRslWyGWQ0dgv+BbGDMjTmITvWsImRtZb5B53IXNyMozhLB?= =?us-ascii?Q?l6oZcFCq66IzJLqnEt4BiCkUUf0SEWiNz8kDxMZuqb5fiPlVdscdUlwoK+MQ?= =?us-ascii?Q?g/OE9jKVpVrhLkJ6YO4dhLmWJgicEL/+QJAv+1rwsJ4ZPgum/WrXbv5yXXXI?= =?us-ascii?Q?BvL64A6CbNit617J4dAnKO/BU14Kf3bUJRES6waM61P/6hEb1Rr2LkNZ6yVF?= =?us-ascii?Q?HPhLJXrLsSaPjcrAmggwheYKIS43FqV6YgiJur6Zj3KAIw2cBx76EFok5dxE?= =?us-ascii?Q?/zNXjXkB+ks5jHB4Rom/W/krRoF7JAb7NwCJCpf8tUKkIWJkwj/DdXa4yp0k?= =?us-ascii?Q?upr+VLmnv1WaueFHZkIuInfvDB4H0aShlELKBtBWoFaTXWdRuvPAYIN/mS3O?= =?us-ascii?Q?UcsNsGiIt82lkS+vGfrCO4ocu557IsprglLOqtgSMsY2HQi8wvbkSrf3h/aw?= =?us-ascii?Q?GY+Jape5E7uWt7YdVGllZHlPSTx5aA0hBHqWL/F248FgwvwZubiAjF/DFj/v?= =?us-ascii?Q?c2v7LZZ7nLSDoZBSWfrWMYJWhmsZdw5FNNRYQoa9AEMCortRrYmo7gMBJBS5?= =?us-ascii?Q?Q6IRmWxVLckTy10EGx3W2uAEO82xbCQJOyktaq52lzQ/m6aXg3icrqd4NKrY?= =?us-ascii?Q?Cm4E+MtdfFypxfKbQNF9P/N27qkmS9x2yXcjcRZ4rLJB86/18qs++lTUjXtJ?= =?us-ascii?Q?hVQg//Qn4nMxE0215PpRvtaJ59ydMkvbQtb/kSO+8i9JG7F9xPCfu98w2n3Y?= =?us-ascii?Q?ki02dPzTHeq2R7g3aml4fh6ozi4Gzxr0e+Bq+0ZXzRBnuRrQ4KzadpcW+DSB?= =?us-ascii?Q?ro+2qNUBRqlY/Kd9U0lbULw5+deuuMWBZzzQqED8NrikiIl5KX/ToxSM6RCn?= =?us-ascii?Q?OM8XpGVRflxaLLgeTd8=3D?= X-Forefront-Antispam-Report: CIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(36860700013)(7416014)(376014);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Oct 2025 15:49:06.5791 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 91f4c475-c688-492e-855d-08de17cbdbd1 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS1PEPF0001709A.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN7PR12MB7297 Content-Type: text/plain; charset="utf-8" Add tests exercising the PCI configuration space helpers. Suggested-by: Danilo Krummrich Signed-off-by: Zhi Wang --- samples/rust/rust_driver_pci.rs | 26 ++++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/samples/rust/rust_driver_pci.rs b/samples/rust/rust_driver_pci= .rs index 528e672b6b89..f02ae6d089d0 100644 --- a/samples/rust/rust_driver_pci.rs +++ b/samples/rust/rust_driver_pci.rs @@ -58,6 +58,30 @@ fn testdev(index: &TestIndex, bar: &Bar0) -> Result= { =20 Ok(bar.read32(Regs::COUNT)) } + + fn config_space(pdev: &pci::Device) -> Result { + let config =3D pdev.config_space()?; + + dev_info!( + pdev.as_ref(), + "pci-testdev config space try_read8 rev ID: {:x}\n", + config.try_read8(0x8)? + ); + + dev_info!( + pdev.as_ref(), + "pci-testdev config space try_read16 vendor ID: {:x}\n", + config.try_read16(0)? + ); + + dev_info!( + pdev.as_ref(), + "pci-testdev config space try_read32 BAR 0: {:x}\n", + config.try_read32(0x10)? + ); + + Ok(()) + } } =20 impl pci::Driver for SampleDriver { @@ -93,6 +117,8 @@ fn probe(pdev: &pci::Device, info: &Self::IdInfo) = -> Result Self::testdev(info, bar)? ); =20 + Self::config_space(pdev)?; + Ok(drvdata) } =20 --=20 2.47.3