From nobody Tue Feb 10 05:44:18 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EF763396F4; Thu, 30 Oct 2025 08:48:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761814107; cv=none; b=eW8SYMq49DqHNkwquJW7uscfvAJ+vXVaAFTVlbrUA+c9KnNNVNTIgqDfHP1REUpso+6Zfps1OGbhy8OE4MtycjKVsgIaeqH1o/Rcuy4vglcEf72s71jY6AnmOzFzmez+Q8NS3udHOkCpDI+NI2KxH8eFY0I5/F/EaFcZu/NyW+4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761814107; c=relaxed/simple; bh=DJN3So8VZpK2im5IEJEjoxLYPMCK48cONPMEYvoA7R8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=LOjKl9sc5+EBdXu3zZbVMtvrTFsYUp6ZOG8LXNXGCiTTrtfNIOyE//pZIETojQ2Lv3mHp9L+J6yZeb9xIpUxpMi366Jc0buFg6hH5W8E0Tzkb8H/iAKpXUxOFVwuyUNnDiVpe3uyIj2lmPFlQCHJp9aZ99FmfKVir4HsY69rbuQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dPnnJ+Ty; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dPnnJ+Ty" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 59TMqkH6810598; Thu, 30 Oct 2025 08:48:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=9If20Nov04a FqDbLwCl3tk3lYTGHB6D8GOpgwBQNnqI=; b=dPnnJ+TyLKdv6MJMpPRdgiXyYAz OQLhxYSKxuXPF8G+jwB479NP0xdudRvGEE++MwTDnZTc88T+YP2gHHT5GH/VSbo3 VgKpM8QUhqWFt5OlI8yavzBfFqQgL+ivzZCpKKngL5WsS/UXfp2Owy6HzHdbyojN VhMEh/WI3t0gvdODOrqE1wuOeVwpKsNW+FH//dvSjbqgN876r5aC4zW7JsueEPUK 1uSACFIe0HAMtuia9No67hJOZxrtnCF43VlF7tyIbY0KPoUqJADOWCCnz8EATmNV PgWHZ2YJshEad7BLRlCZfJoRAfA+hc0XTHysIFC30XhovZA8jxCZGySqJbA== Received: from aptaippmta01.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4a3mvgavgf-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 30 Oct 2025 08:48:10 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 59U8m8hn027983; Thu, 30 Oct 2025 08:48:08 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 4a0qmmec4k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 30 Oct 2025 08:48:08 +0000 Received: from APTAIPPMTA01.qualcomm.com (APTAIPPMTA01.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 59U8m8uR027968; Thu, 30 Oct 2025 08:48:08 GMT Received: from cse-cd02-lnx.ap.qualcomm.com (cse-cd02-lnx.qualcomm.com [10.64.75.246]) by APTAIPPMTA01.qualcomm.com (PPS) with ESMTPS id 59U8m7fr027965 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 30 Oct 2025 08:48:08 +0000 Received: by cse-cd02-lnx.ap.qualcomm.com (Postfix, from userid 4438065) id 38C80797; Thu, 30 Oct 2025 16:48:06 +0800 (CST) From: Ziyue Zhang To: andersson@kernel.org, konradybcio@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, jingoohan1@gmail.com, mani@kernel.org, lpieralisi@kernel.org, kwilczynski@kernel.org, bhelgaas@google.com, johan+linaro@kernel.org, vkoul@kernel.org, kishon@kernel.org, neil.armstrong@linaro.org, abel.vesa@linaro.org, kw@linux.com Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-phy@lists.infradead.org, qiang.yu@oss.qualcomm.com, quic_krichai@quicinc.com, quic_vbadigan@quicinc.com, Ziyue Zhang Subject: [PATCH v2 3/4] arm64: dts: qcom: Add PCIe 3 support for HAMOA-IOT-SOM platform Date: Thu, 30 Oct 2025 16:48:03 +0800 Message-Id: <20251030084804.1682744-4-ziyue.zhang@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251030084804.1682744-1-ziyue.zhang@oss.qualcomm.com> References: <20251030084804.1682744-1-ziyue.zhang@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDMwMDA3MSBTYWx0ZWRfXwKkg5GcwL22I aCAQflxUaZfN6vWwS//lZr4LibOOSPeqIffZRANcl56+QVCGIaU2Bj6HZx0Zy/kkxq6MGJpM93e QRU/jBd6X3uKZ3mGLUpW7xYalQMCb8x66LKyWdFGQpX16MRAg25US8gYDQyW/TMIVOQsYgND6AC +cnV5TktkFsVQ2UXnEer1DVuIxdFnef5e1TwJVYVZmiyh2oINoaisdwZwWJ90/fJ4FZP6O6BoHm JG572+h8G8/R3oETQqT5DzmeldwiOjjluAs0S9z64Sq42VERFmBxZaBtp1ZAV0C3EKYWRXxQFNN GQY/US4kZT+b77FTCAZR/cxNT8yuTpS7jGMaA7AiFowl5eE0IFwFzlsCx88aDbjZDJhXnI1ybIR WjHkbMRMXf/o2+KpPOOxPtc6l+tdvg== X-Authority-Analysis: v=2.4 cv=S8XUAYsP c=1 sm=1 tr=0 ts=6903264a cx=c_pps a=nuhDOHQX5FNHPW3J6Bj6AA==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=k1FgOfwui3dmZkiehC4A:9 a=nl4s5V0KI7Kw-pW0DWrs:22 a=pHzHmUro8NiASowvMSCR:22 a=xoEH_sTeL_Rfw54TyV31:22 X-Proofpoint-GUID: noSyTXGuj--rnSniHagmsP1NfAABCA39 X-Proofpoint-ORIG-GUID: noSyTXGuj--rnSniHagmsP1NfAABCA39 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49 definitions=2025-10-30_02,2025-10-29_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 malwarescore=0 spamscore=0 bulkscore=0 clxscore=1015 phishscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2510300071 Content-Type: text/plain; charset="utf-8" This update enables PCIe3 support by adding necessary sideband signals (PERST#, WAKE#, CLKREQ#) and required regulators to the PCIe3 controller and PHY device tree nodes. These changes ensure correct link initialization and power sequencing for devices connected via PCIe3. Signed-off-by: Ziyue Zhang --- arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi | 39 +++++++++++++++++++++ 1 file changed, 39 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi b/arch/arm64/boot/= dts/qcom/hamoa-iot-som.dtsi index 8ea5d0cebe6e..14033d030425 100644 --- a/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi +++ b/arch/arm64/boot/dts/qcom/hamoa-iot-som.dtsi @@ -390,6 +390,22 @@ &gpu_zap_shader { firmware-name =3D "qcom/x1e80100/gen70500_zap.mbn"; }; =20 +&pcie3 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie3_default>; + perst-gpios =3D <&tlmm 143 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&tlmm 145 GPIO_ACTIVE_LOW>; + + status =3D "okay"; +}; + +&pcie3_phy { + vdda-phy-supply =3D <&vreg_l3c_0p8>; + vdda-pll-supply =3D <&vreg_l3e_1p2>; + + status =3D "okay"; +}; + &pcie4 { perst-gpios =3D <&tlmm 146 GPIO_ACTIVE_LOW>; wake-gpios =3D <&tlmm 148 GPIO_ACTIVE_LOW>; @@ -471,6 +487,29 @@ &tlmm { gpio-reserved-ranges =3D <34 2>, /* TPM LP & INT */ <44 4>; /* SPI (TPM) */ =20 + pcie3_default: pcie3-default-state { + clkreq-n-pins { + pins =3D "gpio144"; + function =3D "pcie3_clk"; + drive-strength =3D <2>; + bias-pull-up; + }; + + perst-n-pins { + pins =3D "gpio143"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + wake-n-pins { + pins =3D "gpio145"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; + pcie4_default: pcie4-default-state { clkreq-n-pins { pins =3D "gpio147"; --=20 2.34.1