From nobody Tue Feb 10 16:21:55 2026 Received: from mail-pg1-f182.google.com (mail-pg1-f182.google.com [209.85.215.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EA0234F24A for ; Tue, 28 Oct 2025 17:55:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761674126; cv=none; b=GEs4LNeXXsK1t7gz4CRhT4FxU2zUgN9w7ITgNy1Z2VW01+xqkxeFddilKdvs2fe34z5gAazx7iNGu2bMEVP64JT/KfzbD6a/+TiY9ezYUMbqcP9nb1WxR2oKXhsZLNgEnV0W4m5CeZppCQAn3QHWl2OwI4qnLjNXzn3b3cD0GOA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761674126; c=relaxed/simple; bh=LCOhon9ThMmoYz92kUJxU/29y2KMjq2k0TTZ3F3aIUI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Dg2H1Q/p1TXqS4rngwJtrrGBX0Oiqvl1YV56+2GdyLkT9IM/e6E0ikqCbqvUXdLnk2HJwHqV5oMEJgqsSd6m7iL2gNRIfjUuB/+V7g3SOXkvp6hPqzawixr/nOLxnDG6XdXTwdn1A/nuWKndKOdOBashgTBgQinbVWho/yafN1U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AT2cblNY; arc=none smtp.client-ip=209.85.215.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AT2cblNY" Received: by mail-pg1-f182.google.com with SMTP id 41be03b00d2f7-b6cf25c9ad5so4924753a12.0 for ; Tue, 28 Oct 2025 10:55:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1761674124; x=1762278924; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=15uIwUpwSENM1+tvVnSS8FqWf8Ai7AwwFEkvLlfTjzk=; b=AT2cblNY9neimhkezevAXOsJMkxYv0bhtDRAW5SfT1hbuBVHKdBAw1GWLjvzM1j2nU ROSKQKSxOM3PksCZeLsLDKGtud2QJEQi3ltHGLR/uoaZBHudfIy6V2QDeP5mDOK1KqFc EAYBWITJVZEtL+hYxic8AWcZlooVCL01cPFGTG97ViqPioZUYgRw88ZeDLBWHpKom3Wt gVa0KNn0hEsky4cumqQs8zG8R1WNhO6S656hf/W8XeJxsTCoUxYSdVb6Kj8vIdmiM3R0 XckVSeuWLF2Ig5H3Zn1SPp6X9pLGGfHxL8+axzDID9cubVBnPI4QY+pb80Bgp1opD8YF M2FA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761674124; x=1762278924; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=15uIwUpwSENM1+tvVnSS8FqWf8Ai7AwwFEkvLlfTjzk=; b=GGtQsk0fSRISM3rVDSUcksRR0o6r6ynCJrltKT+B6gbTnilfEUucfqOThEBBxIiS3Y PHMo4JS5dM9H8/eTCNPz/xejlIU9TR5C8oyAeQ2PW+G75zv8u+2Jc9vOahbZtXzc0kwp XlsWnW4cPOPVuNGkpmqwAzkq8t9eytHW4S2lt8dmi+K88DMci9+5LdDs+R7h3wyKlzpy S/kb6eWLhdbkbP0N6kZTUk+Q45OKI0DgsQZrXqFn1hoKoWNQe3lTO5fhQR9G0r37NMbN wS2Y7t0iVF4udUazp/YLi/fmtAaL+0wmP/RNLgqhO0rDTBxLrvR5AWPo6McGmHtBLzyd T99g== X-Forwarded-Encrypted: i=1; AJvYcCWovP5E0vyDLRrkMXq3ALsYCmUCo+RE1Cpzcbi3qK6boZFf70eYq3KN30mRj7dbYos5OQ3GJjwY4wP6Se0=@vger.kernel.org X-Gm-Message-State: AOJu0Yyq5LmiOfo+VafYtX1Iwyb9hSWKQQMCit/CPXzm/Lzu0NqWYZkR kpw20M3ud6NjV/65A2jT4DWzLKJQ/DEsQ7KkApiekt1Mh81nTN4/ye0A X-Gm-Gg: ASbGnctIMxG+Ox7+0kTLML60abS7U4HTzCY8cBXdUfkTKCjpCPNBexiSojGADNr1bya chsSW/d7n4EC40ds8mjhvUOGcpAxykud2yG8e/plqat/FJHBghiIhF0Avhl8CLkK2cHAjmArRue MPz3gXWy9lbVJFlTStIBi/zDi/3uEqT9U3jkn2Ya3LQP7/NdVRKxT6jWHEIMTekThSYS0Q8SzVt YUVI4mKu961eEDVvenX31xgpLBMIO5wBDA810WzVsJzAPNNIkged7y9eN6lb5s5lo2RFTB7b/Pm kNI9YZskyXRfLigPHLitfYCO0jsfEO9w51JS0icz8p9OjA2sdftZoR2smWiZ+9e3TzRI3Yc32Sl TQU92dwioWUio0Eg4dO6NZ9hZwauhqoIMhgoCnY0OM5cwMmVD+02zBHiyI1ybs7kXcDNhyHY6Qq xpdJo7FrJT3PiEtSiqqVHxwA== X-Google-Smtp-Source: AGHT+IGYnpVZgiWnZwi/XK/UvXCIdcl+IcWDsikwA+pIa36Wwl9CjeWfOTg3craDtJOTZVfDiScBCw== X-Received: by 2002:a17:902:dad0:b0:293:e0f:3e3 with SMTP id d9443c01a7336-294deea953cmr406865ad.29.1761674124129; Tue, 28 Oct 2025 10:55:24 -0700 (PDT) Received: from iku.. ([2401:4900:1c06:77f0:168f:479e:bf92:ce93]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29498cf3410sm125713005ad.8.2025.10.28.10.55.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 Oct 2025 10:55:23 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 3/5] arm64: dts: renesas: r9a09g077: Add GMAC nodes Date: Tue, 28 Oct 2025 17:54:56 +0000 Message-ID: <20251028175458.1037397-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251028175458.1037397-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20251028175458.1037397-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add Ethernet MAC (GMAC) device nodes to the RZ/T2H (R9A09G077) SoC DTSI. The RZ/T2H integrates three GMAC interfaces based on the Synopsys DesignWare MAC (version 5.20). Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1->v2 changes: - No changes. --- arch/arm64/boot/dts/renesas/r9a09g077.dtsi | 445 +++++++++++++++++++++ 1 file changed, 445 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g077.dtsi index 8a530c12a6dc..f5fa6ca06409 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi @@ -270,6 +270,444 @@ i2c2: i2c@81008000 { status =3D "disabled"; }; =20 + gmac0: ethernet@80100000 { + compatible =3D "renesas,r9a09g077-gbeth", "snps,dwmac-5.20"; + reg =3D <0 0x80100000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 400>, + <&cpg CPG_CORE R9A09G077_CLK_PCLKH>, + <&cpg CPG_CORE R9A09G077_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 400>, <&cpg 401>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup0>; + snps,mtl-tx-config =3D <&mtl_tx_setup0>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio0: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup0: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup0: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + + gmac1: ethernet@92000000 { + compatible =3D "renesas,r9a09g077-gbeth", "snps,dwmac-5.20"; + reg =3D <0 0x92000000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 416>, + <&cpg CPG_CORE R9A09G077_CLK_PCLKAH>, + <&cpg CPG_CORE R9A09G077_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 416>, <&cpg 417>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup1>; + snps,mtl-tx-config =3D <&mtl_tx_setup1>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio1: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup1: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup1: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + + gmac2: ethernet@92010000 { + compatible =3D "renesas,r9a09g077-gbeth", "snps,dwmac-5.20"; + reg =3D <0 0x92010000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 417>, + <&cpg CPG_CORE R9A09G077_CLK_PCLKAH>, + <&cpg CPG_CORE R9A09G077_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 418>, <&cpg 419>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup2>; + snps,mtl-tx-config =3D <&mtl_tx_setup2>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio2: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup2: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup2: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + ethss: ethss@80110000 { compatible =3D "renesas,r9a09g077-miic"; reg =3D <0 0x80110000 0 0x10000>; @@ -495,6 +933,13 @@ sdhi1_vqmmc: vqmmc-regulator { }; }; =20 + stmmac_axi_setup: stmmac-axi-config { + snps,lpi_en; + snps,wr_osr_lmt =3D <0xf>; + snps,rd_osr_lmt =3D <0xf>; + snps,blen =3D <16 8 4 0 0 0 0>; + }; + timer { compatible =3D "arm,armv8-timer"; interrupts =3D , --=20 2.43.0