From nobody Wed Dec 17 14:27:59 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 310DE1A5B8A for ; Tue, 28 Oct 2025 02:02:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761616967; cv=none; b=ZOHnQp9xukBVPcssMh2KGWIW4pGQrxoXMETxFWjl4WefwaEDwgyoaklojeiH+lEZhDRKdmZUeWyUlynwFNhVQxvkWmbjPNpXIcizXb/BAuw8HlGpzcJrOGCPyuBw/mVRVDrkiAe6xd5rt2A0QsapGxSU1gnLYvNOAuSn7SUt8Fs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761616967; c=relaxed/simple; bh=Swn6Ph6pAEGSOl3FDFSxtOZLyMDPPFW50uQSZqV7yVI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=KFBdiPIrVr2Wwc0hbFFTY6ukI0RCZbIvsrjIk6f140jM1QklQKtlkGKkJYn/VWeBldQaUMg5Qyiy1HG1XCM4xJDLAphkrNcQ8mbb1270VlqvO7Lza5YyT+58yCbPr1q4nBGpyZ3gaSm8Ge0IQlFCHDlpRcUJSV1Ujx3fdSpaGds= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=I8WbU2Yx; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="I8WbU2Yx" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 59RH8RXT3378482 for ; Tue, 28 Oct 2025 02:02:44 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 3epSb0t8HHhoh5WOV+VQxTTFaSybHMJLkwS6nbJJ/8M=; b=I8WbU2YxZ+u4wR1I 5MHQcv4WYeiuOzKOQDe5UnO7uDlt7LmzCQGcqKunf+PuVCbLI03A8DfiNldqsC2P hIwosVHwBSFRYHYMcgDoBM5gCQOzz5fIre79W05aHkEjtXdwdeEfkyXUQtI4R8v5 o+w6+6eUwSJ5Yl2y06z1Ll/7Q9fC82z8n5lYsQoYpiQ2e6ANbd87ODSQ9XIk1Qsq vgDSqqtkh5LXpBr8VJbRH4RzyDBMnH25DNlQgC0rnkVAK+KKTXx6oqZOl1TH1xj4 1sD/Ta/Xdwu3n/t7FLCSfIPNC7/7HUbzXG32eWpSi9y0d6ITQguMF3VpwUbr8h5M gBMP5g== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4a2cvhs77e-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 28 Oct 2025 02:02:44 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-26983c4d708so40648815ad.3 for ; Mon, 27 Oct 2025 19:02:44 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761616963; x=1762221763; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3epSb0t8HHhoh5WOV+VQxTTFaSybHMJLkwS6nbJJ/8M=; b=DWvbnCeR/pwQIfxIngCCvX4wQ0QYkojctIwoeYAKWrLmAoyJ/jKBOTK15NJvPL9Fsi mL/QNletBhNKFi+lvccF/uFGgvl0O0ZiQlml55Yre93hiWZzTJDAKqS0HTXGBQLWX3Q1 pTMLUTnHCj6CQt1ungtDNdYX542ETRJ/uDcgdgcUMF4C1oUTKz8j3slmT5Jb4a5tPYm3 tONYG5tYFzc6meuknumyHdoW6DVZ8v4xmByJVew7/r90UkMjDH0btus/nYt4PWzjwv4f I4qi+0D19CNdYghOT5Ayu556lCV0grqnMAD0yA1/XAESM2DMpYrlSJbw6HMpXmxKnE2E IaHA== X-Forwarded-Encrypted: i=1; AJvYcCVrNa+xkCaU1T6tIuJrJpWGGHOtdB7cIa4JyNgZFizaOrPhIWL8eHu7UhliAA5Gmw84ByXyJP0CR8DYN9o=@vger.kernel.org X-Gm-Message-State: AOJu0Yxh5g+3x2NL1PKcig52dQp6HMWaBpowE/mlXenY8ZOIDBUY78E0 37eYbdfLrFAwXsWV+mD2HhuEvAz17GVpoMtmbUFsm+Nvi/722YxMLy5ICfad0rJQTJybyXWwRoq EJ99+3LQ1eNHYQLI7T8r0YGToQUJrolThW9KY7XaBTEGPvxhgpNEhJ9BM2XRt/lM+a4a49QJ2V8 I= X-Gm-Gg: ASbGnctR15AVJ2627dD+KMAN8+6POuX8IKk7LWZv6gGZiGLZbrGPPYiggedFhK9+Xx+ 3Md8ZU6uy2bslL6S33UBx65WToAcuuGFmNn3qd5QWy2KPDERnbU037g6vVFalZBlAKzBFxd0zWB jXOEYZr9VKs3Nq5MxZfGk1NI86aJDQN39g5E0WhiAiL/t6GMLXIgMPgzhECppEo/AninSYklFRl Tfr+t6nimaLNT34spYn26i9b1M/aCw4JYTct3PwxgEK4uZTDCOnFenuV0WCM+3aIOhUXybj5pKo vtYq+Kaz4h3Vw/bVOREdP6kKOv+vKKfNbhjkbmcxqlbznhNogRofoMs05azL4sJhoGnnotLSSVa rvADqLk5ETi0FgQrwXWwJxYdzex2BK4z0UD228Q6uAwjeRMGHplV0bTT89E8q4Z/AHg== X-Received: by 2002:a17:902:f681:b0:290:7803:9e8 with SMTP id d9443c01a7336-294cb5002d3mr25225215ad.48.1761616963187; Mon, 27 Oct 2025 19:02:43 -0700 (PDT) X-Google-Smtp-Source: AGHT+IETGD/zAK7hGfnKKzIq42yHrVDikCdhRoLO+HiddYmVTIKelxMCKZBDzGWOO228ks3AWqzS9g== X-Received: by 2002:a17:902:f681:b0:290:7803:9e8 with SMTP id d9443c01a7336-294cb5002d3mr25224505ad.48.1761616962536; Mon, 27 Oct 2025 19:02:42 -0700 (PDT) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29498d2789bsm95861895ad.62.2025.10.27.19.02.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Oct 2025 19:02:42 -0700 (PDT) From: Jie Gan Date: Tue, 28 Oct 2025 10:02:15 +0800 Subject: [PATCH v4 1/3] coresight: tpda: add sysfs nodes for tpda cross-trigger configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251028-configure_tpda_reg-v4-1-23000805d21d@oss.qualcomm.com> References: <20251028-configure_tpda_reg-v4-0-23000805d21d@oss.qualcomm.com> In-Reply-To: <20251028-configure_tpda_reg-v4-0-23000805d21d@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jie Gan , Tao Zhang X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1761616954; l=12467; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=IpmhOWbt034q73PPJ2hhifo7A9IMmz9tn/9Xmafp87I=; b=Es80kzhjP7HQCpVFFLpIvaaJzxBL99HqsGGNwu3JS3fcqvusts2e/EPv3cPKItDawf1Kv9/H/ fmYlVDPobvZAYyBQDk3h3r3urieWfOzHElN05jRFRV0Qt2rNf5TrtHf X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Authority-Analysis: v=2.4 cv=HZsZjyE8 c=1 sm=1 tr=0 ts=69002444 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=Hl4cRc3ft4hpfJdQRooA:9 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDI4MDAxNyBTYWx0ZWRfX98eo+NxqrbgR ZklWm7CVpqrlb1q2rlwvykqdXvZa/l1LtFCr8db6/dUqv8WccFBtKENNoOV0PDdxmD1U5hypk8+ yoeclMAVUgABDcypp45jywLhcqBu68jWv/Q4PMidCquv8Et+YRwO3feRANTfC4j0PSVQDA/E6Bl wkkdIzgJTDfJ+9Zx9Fu3id5vVzZ6L5WzrvwJKBytUeprWlxXNRopnuf5FWdMHgxt5wnOJFmZr+x P9KE9CM41DEUdjFnuo3l5ETmNh2NBGBqs3Ses2OAGmCY0ucPZQIc3Ar7VH2LyMnWUFYmiY59A8H PfshOTR21PkTzSzUmsus709GpHyNHQ0YShHNWC+SvurUHhYG5DBplWFoHbGaWv9r/vhsnvPQOXZ avFWRPjN1pneJFFwTJ0Zg4k4HRsHGg== X-Proofpoint-GUID: t_P6609zTSfWr0Y0-u5eczCor5jGMHF3 X-Proofpoint-ORIG-GUID: t_P6609zTSfWr0Y0-u5eczCor5jGMHF3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-28_01,2025-10-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 clxscore=1015 impostorscore=0 spamscore=0 priorityscore=1501 malwarescore=0 phishscore=0 lowpriorityscore=0 suspectscore=0 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510020000 definitions=main-2510280017 From: Tao Zhang Introduce sysfs nodes to configure cross-trigger parameters for TPDA. These registers define the characteristics of cross-trigger packets, including generation frequency and flag values. Signed-off-by: Tao Zhang Reviewed-by: James Clark Co-developed-by: Jie Gan Signed-off-by: Jie Gan --- .../ABI/testing/sysfs-bus-coresight-devices-tpda | 43 ++++ drivers/hwtracing/coresight/coresight-tpda.c | 230 +++++++++++++++++= ++++ drivers/hwtracing/coresight/coresight-tpda.h | 27 ++- 3 files changed, 299 insertions(+), 1 deletion(-) diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda b/D= ocumentation/ABI/testing/sysfs-bus-coresight-devices-tpda new file mode 100644 index 000000000000..80e4b05a1ab4 --- /dev/null +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda @@ -0,0 +1,43 @@ +What: /sys/bus/coresight/devices//trig_async_enable +Date: October 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger synchronization sequence interface. + +What: /sys/bus/coresight/devices//trig_flag_ts_enable +Date: October 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger FLAG packet request interface. + +What: /sys/bus/coresight/devices//trig_freq_enable +Date: October 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable cross trigger FREQ packet request interface. + +What: /sys/bus/coresight/devices//freq_ts_enable +Date: October 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Enable/disable the timestamp for all FREQ packets. + +What: /sys/bus/coresight/devices//global_flush_req +Date: October 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Set global (all ports) flush request bit. The bit remains set until= a + global flush request sequence completes. + +What: /sys/bus/coresight/devices//cmbchan_mode +Date: October 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Configure the CMB/MCMB channel mode for all enabled ports. + Value 0 means raw channel mapping mode. Value 1 means channel pair marki= ng mode. diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index 333b3cb23685..a9a27bcc65a1 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -147,9 +147,37 @@ static void tpda_enable_pre_port(struct tpda_drvdata *= drvdata) u32 val; =20 val =3D readl_relaxed(drvdata->base + TPDA_CR); + val &=3D ~TPDA_CR_MID; val &=3D ~TPDA_CR_ATID; val |=3D FIELD_PREP(TPDA_CR_ATID, drvdata->atid); + if (drvdata->trig_async) + val |=3D TPDA_CR_SRIE; + else + val &=3D ~TPDA_CR_SRIE; + if (drvdata->trig_flag_ts) + val |=3D TPDA_CR_FLRIE; + else + val &=3D ~TPDA_CR_FLRIE; + if (drvdata->trig_freq) + val |=3D TPDA_CR_FRIE; + else + val &=3D ~TPDA_CR_FRIE; + if (drvdata->freq_ts) + val |=3D TPDA_CR_FREQTS; + else + val &=3D ~TPDA_CR_FREQTS; + if (drvdata->cmbchan_mode) + val |=3D TPDA_CR_CMBCHANMODE; + else + val &=3D ~TPDA_CR_CMBCHANMODE; writel_relaxed(val, drvdata->base + TPDA_CR); + + /* + * If FLRIE bit is set, set the master and channel + * id as zero + */ + if (drvdata->trig_flag_ts) + writel_relaxed(0x0, drvdata->base + TPDA_FPID_CR); } =20 static int tpda_enable_port(struct tpda_drvdata *drvdata, int port) @@ -265,6 +293,206 @@ static const struct coresight_ops tpda_cs_ops =3D { .link_ops =3D &tpda_link_ops, }; =20 +static ssize_t trig_async_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_async); +} + +static ssize_t trig_async_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->trig_async =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(trig_async_enable); + +static ssize_t trig_flag_ts_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_flag_ts); +} + +static ssize_t trig_flag_ts_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->trig_flag_ts =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(trig_flag_ts_enable); + +static ssize_t trig_freq_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->trig_freq); +} + +static ssize_t trig_freq_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->trig_freq =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(trig_freq_enable); + +static ssize_t freq_ts_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->freq_ts); +} + +static ssize_t freq_ts_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->freq_ts =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(freq_ts_enable); + +static ssize_t global_flush_req_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (!drvdata->csdev->refcnt) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + CS_UNLOCK(drvdata->base); + val =3D readl_relaxed(drvdata->base + TPDA_CR); + CS_LOCK(drvdata->base); + /* Only read value for bit 0 */ + val &=3D BIT(0); + + return sysfs_emit(buf, "%lu\n", val); +} + +static ssize_t global_flush_req_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + if (!drvdata->csdev->refcnt || !val) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + CS_UNLOCK(drvdata->base); + val =3D readl_relaxed(drvdata->base + TPDA_CR); + /* Only set bit 0 */ + val |=3D BIT(0); + writel_relaxed(val, drvdata->base + TPDA_CR); + CS_LOCK(drvdata->base); + + return size; +} +static DEVICE_ATTR_RW(global_flush_req); + +static ssize_t cmbchan_mode_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + return sysfs_emit(buf, "%u\n", (unsigned int)drvdata->cmbchan_mode); +} + +static ssize_t cmbchan_mode_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (kstrtoul(buf, 0, &val)) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + drvdata->cmbchan_mode =3D !!val; + + return size; +} +static DEVICE_ATTR_RW(cmbchan_mode); + +static struct attribute *tpda_attrs[] =3D { + &dev_attr_trig_async_enable.attr, + &dev_attr_trig_flag_ts_enable.attr, + &dev_attr_trig_freq_enable.attr, + &dev_attr_freq_ts_enable.attr, + &dev_attr_global_flush_req.attr, + &dev_attr_cmbchan_mode.attr, + NULL, +}; + +static struct attribute_group tpda_attr_grp =3D { + .attrs =3D tpda_attrs, +}; + +static const struct attribute_group *tpda_attr_grps[] =3D { + &tpda_attr_grp, + NULL, +}; + static int tpda_init_default_data(struct tpda_drvdata *drvdata) { int atid; @@ -280,6 +508,7 @@ static int tpda_init_default_data(struct tpda_drvdata *= drvdata) return atid; =20 drvdata->atid =3D atid; + drvdata->freq_ts =3D true; return 0; } =20 @@ -323,6 +552,7 @@ static int tpda_probe(struct amba_device *adev, const s= truct amba_id *id) desc.ops =3D &tpda_cs_ops; desc.pdata =3D adev->dev.platform_data; desc.dev =3D &adev->dev; + desc.groups =3D tpda_attr_grps; desc.access =3D CSDEV_ACCESS_IOMEM(base); drvdata->csdev =3D coresight_register(&desc); if (IS_ERR(drvdata->csdev)) diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index c6af3d2da3ef..0be625fb52fd 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -1,6 +1,6 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* - * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved. + * Copyright (c) 2023,2025 Qualcomm Innovation Center, Inc. All rights res= erved. */ =20 #ifndef _CORESIGHT_CORESIGHT_TPDA_H @@ -8,6 +8,19 @@ =20 #define TPDA_CR (0x000) #define TPDA_Pn_CR(n) (0x004 + (n * 4)) +#define TPDA_FPID_CR (0x084) + +/* Cross trigger FREQ packets timestamp bit */ +#define TPDA_CR_FREQTS BIT(2) +/* Cross trigger FREQ packet request bit */ +#define TPDA_CR_FRIE BIT(3) +/* Cross trigger FLAG packet request interface bit */ +#define TPDA_CR_FLRIE BIT(4) +/* Cross trigger synchronization bit */ +#define TPDA_CR_SRIE BIT(5) +/* Packetize CMB/MCMB traffic bit */ +#define TPDA_CR_CMBCHANMODE BIT(20) + /* Aggregator port enable bit */ #define TPDA_Pn_CR_ENA BIT(0) /* Aggregator port CMB data set element size bit */ @@ -19,6 +32,8 @@ =20 /* Bits 6 ~ 12 is for atid value */ #define TPDA_CR_ATID GENMASK(12, 6) +/* Bits 13 ~ 19 is for mid value */ +#define TPDA_CR_MID GENMASK(19, 13) =20 /** * struct tpda_drvdata - specifics associated to an TPDA component @@ -29,6 +44,11 @@ * @enable: enable status of the component. * @dsb_esize Record the DSB element size. * @cmb_esize Record the CMB element size. + * @trig_async: Enable/disable cross trigger synchronization sequence inte= rface. + * @trig_flag_ts: Enable/disable cross trigger FLAG packet request interfa= ce. + * @trig_freq: Enable/disable cross trigger FREQ packet request interface. + * @freq_ts: Enable/disable the timestamp for all FREQ packets. + * @cmbchan_mode: Configure the CMB/MCMB channel mode. */ struct tpda_drvdata { void __iomem *base; @@ -38,6 +58,11 @@ struct tpda_drvdata { u8 atid; u32 dsb_esize; u32 cmb_esize; + bool trig_async; + bool trig_flag_ts; + bool trig_freq; + bool freq_ts; + bool cmbchan_mode; }; =20 #endif /* _CORESIGHT_CORESIGHT_TPDA_H */ --=20 2.34.1 From nobody Wed Dec 17 14:27:59 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EB131917D0 for ; Tue, 28 Oct 2025 02:02:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761616969; cv=none; b=IfsL62T6trhajpgcBxgIT1OhATxevnWyYAagOVTWgbAzmblc/AnYXNzxRHHh4e6QZOnI1HSVHcH1GOScSDUaGq+XPu4ruMdV4B0K5oIkmYLaF/V/qxpWdE9ryWxR+oYM1h6qKGqozi+43x4pru9q8HiApUCLvuWGOw1lpoD0dk0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761616969; c=relaxed/simple; bh=ppNs98+/KrCTp5WuAgd66xHUOepu6zq784Z9Tp5Ab1k=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AKmTJqNGK/kf6kM2dZlthxMMAn556fGQGK9KRb92tcWmyDTLBVfbavFemhZ5lZOWvJfq0OOYKcPEm+XRp9XkXT79P+CqVJAn21je+z1QETUPliolTJjzOpQIZHdp0LdSWH6D+2BKDcmCMwbNN3eY9aeDeK2HS2EKW+iqQgoz/gg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=EOUSOwS3; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="EOUSOwS3" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 59RKkUB63813900 for ; Tue, 28 Oct 2025 02:02:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Va8zu6hMrrLXvLI0XHE958jJavnC6hBBXG7asoWjNaM=; b=EOUSOwS3tn//2yEP kLIQaKrO83DyzLqykfk/ZNg2LTTJ6XHIYARFugHeTC/HedfD4K4Tf3zQ6rltVKTr O/j3KwsOA3LqYBXME5v+zyaKtAaphVzVSyYufZq0ibCy9xmPAjBkUq3rU98C4mrX 5OHFU8UtHa+YAGO68oNq4P2TDZy9Af/Vy4jzvXoI0FYPJVhjn7LTWjnoq/mFW8Rj /kUJqInquKAAL8fbwe8IhPSwCGYVO6bNLFboR/jxuXKChywfERKB93JGc0E+raeA RkjpLA2K+fCqyHkQXA4CS9j1GUcNSNNvBkjwDUvN6j6UMxGm195yOmVEhANmIOEo kAW8UA== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4a2g2frm06-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 28 Oct 2025 02:02:47 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-269880a7bd9so54204515ad.3 for ; Mon, 27 Oct 2025 19:02:47 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761616967; x=1762221767; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Va8zu6hMrrLXvLI0XHE958jJavnC6hBBXG7asoWjNaM=; b=OUcWiHe2BGks5BUXwADSJy/hPMsJtfOeudmOYVEosgBkxPlL9laZyQ2LvMAi+SyvGh CR31h6Qqgx0smjgDU48JEKROCQtYDb9zFXoiZ02YA0SDZ6qWa5fQTBf2475eTwZVou5i X5YcNKMTrDCiooh+EnOVtoIUPkTHFoZjYYuAzr5+e+pgND54/nWgnjiAHCEK9/duIz1r WOgBkSRLlW8dpcOvRCj0SUfHWwT6ir3y1TJ/wsO93+U+KCbwrI3JQ9fyPJWW90ULaz6W 02hadTv67BhrFezkRCtf2l/2pH9muq3+zCAC8Eg8ka609jcJDtBkkjI3paMrlog5f7I/ yFMg== X-Forwarded-Encrypted: i=1; AJvYcCXMo4HY3No4ifV6wnYeXZ4OT2aK7Ub4XKsC52uWcEY3YkxH4JID6YHT0tEjG0dTsI0P8ZVWOOVUPpTjZZg=@vger.kernel.org X-Gm-Message-State: AOJu0YzMan/sqrovz6suYXae5mQKr1dROasQVHGeLs3lrye/bB0pC1d6 M7GUCiVKx7jY3kOkA2g083ltPf0tU5BDgU8yd32kD2cqxSTaoF3J9R2+vaAmo6lKiVFBPTFl0l0 49R8N8V1idbg6hIVC8qcVCXAQkJhX0hsZFTyNQvWGdmDVFW1CH8t1LammhjVh/Z1WeRg= X-Gm-Gg: ASbGncuzMGOEQl3spvja8A0s+NjxFQ3tOyn9Pkdcuj8fppiZqx3ga0TuLJbHh5LXUc6 3Q6wTH5andOQH7Ui+W67bW3k7BBBr5cp6V7s+oBgO4YEgn++4GrQc6mRr/bp12c5tIjh4Wkn+of DjmG9BKSGq4SBi4Ge6kgs4hc2/1L9dg1wJ3nJ/krwcj1RBO2FUlgP3iQLnYmQKrH5mcOU/sTvPn OQLf97ANiVewr+hbSH9Yy1e1a2fn6XW42x5hVuEdtNsHH9qzI3UeYy6CYfff45o5NGX3bbOhjvc OzA8Zc47pBrSVmWhQjPan7CV2eOZ4X4GTdByYdJkPFMsb+7U/+g4T6KYgudGhNrypvj1Qhy6iAZ XHJqBROynWDPIUIg99XDQ4JT+ZgkyP4z3un4RVQSHxWt5/DaISDrDQmQNCovD8ytuxA== X-Received: by 2002:a17:903:2311:b0:25e:78db:4a0d with SMTP id d9443c01a7336-294cb52e55cmr22641855ad.36.1761616966546; Mon, 27 Oct 2025 19:02:46 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEr/hPPl1psVSnjAW2Lr1uNM8tJffTyOs5FImuh36CnZYvweWmWbGcbW3fSoaAOQLKLUvHMRw== X-Received: by 2002:a17:903:2311:b0:25e:78db:4a0d with SMTP id d9443c01a7336-294cb52e55cmr22641425ad.36.1761616966043; Mon, 27 Oct 2025 19:02:46 -0700 (PDT) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29498d2789bsm95861895ad.62.2025.10.27.19.02.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Oct 2025 19:02:45 -0700 (PDT) From: Jie Gan Date: Tue, 28 Oct 2025 10:02:16 +0800 Subject: [PATCH v4 2/3] coresight: tpda: add logic to configure TPDA_SYNCR register Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251028-configure_tpda_reg-v4-2-23000805d21d@oss.qualcomm.com> References: <20251028-configure_tpda_reg-v4-0-23000805d21d@oss.qualcomm.com> In-Reply-To: <20251028-configure_tpda_reg-v4-0-23000805d21d@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jie Gan , Tao Zhang X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1761616954; l=2127; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=xMq1hphT88tb32w6fNQrV9hkQFyegvz+mX42/327QPs=; b=v6thXMIadp7v3974Nue9BRcN9ip4OkkCsEdc7yL0US0Rf8afWL4VCs//fGMH/9ZSfSuf+f2sf DKu4n2NxLKoCvisXnoL+FR6586rj22+vcSGFAf9TqvmxvT/CbTpivPX X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDI4MDAxNyBTYWx0ZWRfX+WikH7X0VR4r Wp808wr/XCQOarCA/WPqsuwNfu/1CmOpAXnsA5rOyNq4i0CDRJN4BfTg6fk2AXzjSreW8zek/iW QGgIhznJA47yCYB2bs1n8jeUjhBVN95a8SOT14XVQmE3gKBghjvPAEgXBd4NcwyH3/ZDKtY+R1I RtN+MlYu/PGM02M/oROG3OioQnEgBcgPwwdksAkFeWqk+PXokiDIU1vVo1ZC2cKLWRkDffWmeN0 7AM6zniLGeQFqzoCTx2WOCkTPyU/1z1nHJXXiHwNdo8z5DM9sFsWpzzje5uhkITBOppjXjZgw/3 qMi8d2PlUJEEBtpOyfgiLijv6A5jMNm0XOUIkAeg+JRFUJcWsngtDD+49PJoCq2IH/MhrayVZgE bAA3ZrWzVdIKOnO18/2vN4QHrbV8aw== X-Proofpoint-ORIG-GUID: -4MjwNXzIZR7vwS7B4XhCtYgjvm9dVzu X-Proofpoint-GUID: -4MjwNXzIZR7vwS7B4XhCtYgjvm9dVzu X-Authority-Analysis: v=2.4 cv=FIMWBuos c=1 sm=1 tr=0 ts=69002447 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=6Dbyrv6SX_ztr3m6kfUA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-28_01,2025-10-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 lowpriorityscore=0 bulkscore=0 clxscore=1015 malwarescore=0 adultscore=0 impostorscore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510020000 definitions=main-2510280017 From: Tao Zhang The TPDA_SYNCR register defines the frequency at which TPDA generates ASYNC packets, enabling userspace tools to accurately parse each valid packet. Signed-off-by: Tao Zhang Reviewed-by: James Clark Co-developed-by: Jie Gan Signed-off-by: Jie Gan --- drivers/hwtracing/coresight/coresight-tpda.c | 7 +++++++ drivers/hwtracing/coresight/coresight-tpda.h | 5 +++++ 2 files changed, 12 insertions(+) diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index a9a27bcc65a1..f079861da279 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -178,6 +178,13 @@ static void tpda_enable_pre_port(struct tpda_drvdata *= drvdata) */ if (drvdata->trig_flag_ts) writel_relaxed(0x0, drvdata->base + TPDA_FPID_CR); + + /* Program the counter value for TPDA_SYNCR */ + val =3D readl_relaxed(drvdata->base + TPDA_SYNCR); + /* Clear the mode */ + val &=3D ~TPDA_SYNCR_MODE_CTRL; + val |=3D TPDA_SYNCR_COUNTER_MASK; + writel_relaxed(val, drvdata->base + TPDA_SYNCR); } =20 static int tpda_enable_port(struct tpda_drvdata *drvdata, int port) diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index 0be625fb52fd..0c9bf2fade56 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -9,6 +9,7 @@ #define TPDA_CR (0x000) #define TPDA_Pn_CR(n) (0x004 + (n * 4)) #define TPDA_FPID_CR (0x084) +#define TPDA_SYNCR (0x08C) =20 /* Cross trigger FREQ packets timestamp bit */ #define TPDA_CR_FREQTS BIT(2) @@ -27,6 +28,10 @@ #define TPDA_Pn_CR_CMBSIZE GENMASK(7, 6) /* Aggregator port DSB data set element size bit */ #define TPDA_Pn_CR_DSBSIZE BIT(8) +/* TPDA_SYNCR mode control bit */ +#define TPDA_SYNCR_MODE_CTRL BIT(12) +/* TPDA_SYNCR counter mask */ +#define TPDA_SYNCR_COUNTER_MASK GENMASK(11, 0) =20 #define TPDA_MAX_INPORTS 32 =20 --=20 2.34.1 From nobody Wed Dec 17 14:27:59 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 45D891D5151 for ; Tue, 28 Oct 2025 02:02:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761616974; cv=none; b=DNN9eJmbeziMx+uIpM4Bz+BlydjQ8Zj9jF3owRtAcPuHszl+iZB0nrbFcFWw79GncImJjTWGcMv+zdtnAL5o+x7Dy2DxDS4a1mZ3/EfEWxxiD8YaqBXpFFSu2m96T5Z/wyCTJZIhp69K3JYEMGVavPX2q32XP4oBIUnz0mFU4Rk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761616974; c=relaxed/simple; bh=x94bmBPDle7HVbS0PkSm2/lJbSy5IMebw+R2HhIbqFw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=qKZHFT0PNIlEur9Yjdp9RZfP2NMU+rQLnJJG0+gB27dzZwrF2l5TFFfiMg9CHN8WrA1/J/LgduXxCp23wXG40AXTfyJCRoP7HpL7uRKxJYLNytdvQ9/jL9z8DkaOTNkVvAO9bgRCLbvqvoYUlf0NFZAHN0bkvMRC+eWuVgktIOs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=dbz9zrsq; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="dbz9zrsq" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 59RK7lGc2547332 for ; Tue, 28 Oct 2025 02:02:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= +wNhB652mnMYlogksGyeHgsrdx+7RWlwaFzG6ELHGc8=; b=dbz9zrsqWYQlSu0P fR7DV2lWKcUJzJAUjXPws3C7B0cqHeoEAq8wGZOVP4r2JXNO4uXGhOLnHYFdQpp2 vmMU93DYhfIk8ypgQd2vzwKg/drsPV8ynUdUXRsf2sRq/x14/Ku9xrT/l2wY+nj9 PhyFQaag956rIyCvsGF6Z/JF963ES3H9WAIhdkgMqfVVsZB0CbIqiB93+1NtHx8o lGhu1a/onQrl7iBmbKR3QyiD73yMgK3PHWRmMu9HWTDrg/IbXKx6TLgIRVwFG0d9 J8wxUb2vIuLaeV//WqrYEELdTxR/QLDYf3SLNJiO02s5OMszHkqg1Wwu30RP3+1Y 9yjD7Q== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4a27s2jbnj-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 28 Oct 2025 02:02:51 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-26983c4d708so40649975ad.3 for ; Mon, 27 Oct 2025 19:02:51 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761616971; x=1762221771; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=+wNhB652mnMYlogksGyeHgsrdx+7RWlwaFzG6ELHGc8=; b=tm0SIgIrGng89/SGr0qsLYdGAbDkceePMRM6NHtMeU//AK9yA9UKQIY4zF/VU6r1To +PoQCQZsC9Jpo2TwU45jpdKa+Fm93/uN6rcKHow/36Khi5bb1iteUwE9h7EJOyQ3dCnm 1qp7IxfbiV04hu94fsBnV+NdfdIJ7xugHuYUS/N7yAzGhhc7j1pyRYjKXZoqgzAQHSA0 ywtWRooHgGzhov4cpgEwwf8uVOfTywh9Pr00UHR7F6FwBts1WHDq6ZVsOyZcw368oUdS GbO3ozDnAkXL6JgzOJjfgb5DbkvnFI3EZpVGGKfbpy3AmRCcbRaWvTfgxXGjQw2Y09jj 6ESw== X-Forwarded-Encrypted: i=1; AJvYcCV02can14kFHDwj7hIUZoEp6EDr93zpQoKyqjDvf9vDMNoRvXIoPOgH4PobDKthCTPUZfoc73c4R2KKF2A=@vger.kernel.org X-Gm-Message-State: AOJu0YxJ6gt5R5ZqS2rIZa6hevW5sDwnm3qdKLRF61VqNARXn2lUmFfM IBEuZKQpI6+/ABwOk3weT7UEzOpFbEowJqr83g33Upk6CZgQK7jPMsEOrFEntJj8hJIUjSF1b+e nEr8wCoEthA/Hk5haOZomg4AJhJW8nmrfKT2amkvpnszM+DPOBBNUMD+eSa9MmBrAug0= X-Gm-Gg: ASbGncsYEZd1SFA48x3w9xTUqSe331D5m02FfMYkHSS+8lhsG2v97GkJoJCh8Zj7HSJ FuCNeYEHbTXK1hXWyr2CHqr2n/JXeKsY3VA/MLuhxIGDnN3KbJNysIAASkkjkGR5WxXCdUVr3M5 wl3eP3oRCM0jlTlS1w15GQV0CeWmQrbFPrtoRPf7bo83jwfm7MezOM8R5Q8AW0NEENecBs8zkNu tW9g+2tCZ46LZs6wJaXJtXNfg8p1l536UU/ouJeKpT9ML196z7lwwZMZugd/1RL5em1pK12gra+ kr8W74pA3UWkmmRqtBL59fjTNc5U7CKSmjDsqUBf/dJ7nFjKmLkndq+HxSiV+hBsh7Nt4D8Onti QbH824GvFQl1XG2l0Fs6osGjWdey+QkJz1wwxfGWnZu/3cNWL9lVfdIy190JNIpwrBw== X-Received: by 2002:a17:903:41c2:b0:28e:80d7:663e with SMTP id d9443c01a7336-294cb4ffffdmr21884105ad.40.1761616970343; Mon, 27 Oct 2025 19:02:50 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHUxghaYNmQqPK2saAE7r7SCzRdyzrULOVS/CNtBQxvDlc6kr4GGOx6zKHHzmW/336KTEw8nA== X-Received: by 2002:a17:903:41c2:b0:28e:80d7:663e with SMTP id d9443c01a7336-294cb4ffffdmr21883685ad.40.1761616969873; Mon, 27 Oct 2025 19:02:49 -0700 (PDT) Received: from jiegan-gv.ap.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29498d2789bsm95861895ad.62.2025.10.27.19.02.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Oct 2025 19:02:49 -0700 (PDT) From: Jie Gan Date: Tue, 28 Oct 2025 10:02:17 +0800 Subject: [PATCH v4 3/3] coresight: tpda: add sysfs node to flush specific port Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251028-configure_tpda_reg-v4-3-23000805d21d@oss.qualcomm.com> References: <20251028-configure_tpda_reg-v4-0-23000805d21d@oss.qualcomm.com> In-Reply-To: <20251028-configure_tpda_reg-v4-0-23000805d21d@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Alexander Shishkin , Tingwei Zhang Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jie Gan , Tao Zhang X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1761616955; l=3779; i=jie.gan@oss.qualcomm.com; s=20250909; h=from:subject:message-id; bh=jDq21b1Z8mMMtc7DmhlI9qf036ZjY6vmqb55m6leOnQ=; b=TykYWRh4kXkeVJ0qVldcJsYhpROcPoeLyg/QusfUnnRl3p+TkGNRszmNpzWTK64rMcJ9EwJRa PpZJQhq55aYCnGajpS4jseWWlXV6gIeSqWMP/Kgs4GAsGH39iGDjaz6 X-Developer-Key: i=jie.gan@oss.qualcomm.com; a=ed25519; pk=3LxxUZRPCNkvPDlWOvXfJNqNO4SfGdy3eghMb8puHuk= X-Proofpoint-ORIG-GUID: dSoGcA0YjL4nig_TLbQSXsXHHw8qbQMK X-Proofpoint-GUID: dSoGcA0YjL4nig_TLbQSXsXHHw8qbQMK X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDI4MDAxNyBTYWx0ZWRfX3PHIchq1RFf+ vFt1XTBG/T5BqeRwJRtQ0214FwNZ1upb5PfC5GT0V7muZLMOHG9orzOATHXKUspwT9PJlK8CJ+W BMtvKyHVCpxF7F7kjquiEZsCGPqldvlGphh6Lvy3HRvuw7EI+RasjEDlhmaihsi+WREJe5mXetN 9gOZrCArVaoFlzD5oQuxkb+/qz3y1uUwGwf8LMuyEcW8vGeaTWmHdvo0rs4+zrdKKbmlgfisJ1t WmU/zbX4OOUAJF8ZA5PK8Qhzf2hVtgpi74SlBoN7OMxyYQl1lHO25ui7SU6Zt0WxksWdFwGNn5s GFitdY5P8XbDBGza5HJ+1OnwsOTe2jxM9mMHvCR0wXNx2XjTjNw2J4DYlYx1duGcEk5yD3WJZWX T2U0ygky+fd/gmvZ0zVdwqMoqXoxHw== X-Authority-Analysis: v=2.4 cv=R60O2NRX c=1 sm=1 tr=0 ts=6900244b cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=KKAkSRfTAAAA:8 a=oM8RmAA2zgEEgW_MHrIA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-28_01,2025-10-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 lowpriorityscore=0 phishscore=0 bulkscore=0 impostorscore=0 clxscore=1015 spamscore=0 adultscore=0 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510020000 definitions=main-2510280017 From: Tao Zhang Setting bit i in the TPDA_FLUSH_CR register initiates a flush request for port i, forcing the data to synchronize and be transmitted to the sink device. Signed-off-by: Tao Zhang Reviewed-by: James Clark Co-developed-by: Jie Gan Signed-off-by: Jie Gan --- .../ABI/testing/sysfs-bus-coresight-devices-tpda | 7 ++++ drivers/hwtracing/coresight/coresight-tpda.c | 41 ++++++++++++++++++= ++++ drivers/hwtracing/coresight/coresight-tpda.h | 1 + 3 files changed, 49 insertions(+) diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda b/D= ocumentation/ABI/testing/sysfs-bus-coresight-devices-tpda index 80e4b05a1ab4..e047f69fd5cc 100644 --- a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpda @@ -41,3 +41,10 @@ Contact: Jinlong Mao , Tao= Zhang /port_flush_req +Date: October 2025 +KernelVersion: 6.19 +Contact: Jinlong Mao , Tao Zhang , Jie Gan +Description: + (RW) Configure the bit i to requests a flush operation of port i on the = TPDA. diff --git a/drivers/hwtracing/coresight/coresight-tpda.c b/drivers/hwtraci= ng/coresight/coresight-tpda.c index f079861da279..3121c4c527fa 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.c +++ b/drivers/hwtracing/coresight/coresight-tpda.c @@ -481,6 +481,46 @@ static ssize_t cmbchan_mode_store(struct device *dev, } static DEVICE_ATTR_RW(cmbchan_mode); =20 +static ssize_t port_flush_req_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + unsigned long val; + + if (!drvdata->csdev->refcnt) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + CS_UNLOCK(drvdata->base); + val =3D readl_relaxed(drvdata->base + TPDA_FLUSH_CR); + CS_LOCK(drvdata->base); + return sysfs_emit(buf, "0x%lx\n", val); +} + +static ssize_t port_flush_req_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + struct tpda_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + u32 val; + + if (kstrtou32(buf, 0, &val)) + return -EINVAL; + + if (!drvdata->csdev->refcnt || !val) + return -EINVAL; + + guard(spinlock)(&drvdata->spinlock); + CS_UNLOCK(drvdata->base); + writel_relaxed(val, drvdata->base + TPDA_FLUSH_CR); + CS_LOCK(drvdata->base); + + return size; +} +static DEVICE_ATTR_RW(port_flush_req); + static struct attribute *tpda_attrs[] =3D { &dev_attr_trig_async_enable.attr, &dev_attr_trig_flag_ts_enable.attr, @@ -488,6 +528,7 @@ static struct attribute *tpda_attrs[] =3D { &dev_attr_freq_ts_enable.attr, &dev_attr_global_flush_req.attr, &dev_attr_cmbchan_mode.attr, + &dev_attr_port_flush_req.attr, NULL, }; =20 diff --git a/drivers/hwtracing/coresight/coresight-tpda.h b/drivers/hwtraci= ng/coresight/coresight-tpda.h index 0c9bf2fade56..284ac63699ad 100644 --- a/drivers/hwtracing/coresight/coresight-tpda.h +++ b/drivers/hwtracing/coresight/coresight-tpda.h @@ -10,6 +10,7 @@ #define TPDA_Pn_CR(n) (0x004 + (n * 4)) #define TPDA_FPID_CR (0x084) #define TPDA_SYNCR (0x08C) +#define TPDA_FLUSH_CR (0x090) =20 /* Cross trigger FREQ packets timestamp bit */ #define TPDA_CR_FREQTS BIT(2) --=20 2.34.1