From nobody Tue Feb 10 13:47:43 2026 Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A85C31A072 for ; Thu, 23 Oct 2025 13:58:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761227915; cv=none; b=bveFJE5+qcL9BeQ/efgCgc5feS1UMJc3eKhsdOMwIu2zmc66miL9XmOpQgXueTV1ymHdMCDU12tedPuIX0Cujh30MbgEROXKqk4yQQzzbwtTo7dva2O/BVyQI3BtZXCTupALRCDNwy3noIngVHCHuqg7Y8MM3oAXFsOupZweOw4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761227915; c=relaxed/simple; bh=RP8a8zuf1k1PEjcvlI/NCNsC1HRv3VhEnHagA2m9GFk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=a6OYuZCHDOwX+a24lyObpdA+pqO63jAaXwJLcPWKthh+yIFH17HINQvD6HhP87l1id13W0eM39tLZctlYEcuJJKGxeLFz6Z7xZP3BF2BmSUwXRJ3phBRRvTDA80+OcXAwOj0I2rz2C+EgDiTO8X3ReaL0NlyaEkRWTRPewwqg+o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Klomd+Rx; arc=none smtp.client-ip=209.85.218.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Klomd+Rx" Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-b3e234fcd4bso159432566b.3 for ; Thu, 23 Oct 2025 06:58:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1761227911; x=1761832711; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=w0ptn8E/LhDaocVN69/KiZrW/OIwIcPB5zTMwm1G3mY=; b=Klomd+RxX2f0fd1QiAgAJ9RBrqtrzV5Pdskyi4fO7Hw4nDt0xTw3bXBnp4rvaFHkaq WVYea7NJ0Zda3Zzs8nnAAH7N7V+ek2WNnWNGkurd0SJVS5L6RtwIrEkq7syoAfw6X3Db 1xpfmftl9LMAnJ6riGN5iVhMBIlic/iD3p8fmi5fKDvAOsV7vImI4MD+jkcJpm/DwRt3 M3F3k/JjcWxF+Keny5V9AC/wf8WFoMJDrb8tUtOiLLACuRGL6IoEEajEhULP26PgVcdy vd+v/MTTWTHnkVLh0dHhookFx1F1PhO3kYnVWEHAdjsx2NHUU0uJOMIVolAaLLpY1mVl 0jsA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761227911; x=1761832711; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=w0ptn8E/LhDaocVN69/KiZrW/OIwIcPB5zTMwm1G3mY=; b=C0TKhivL2XLDw53qHakA3rdKs1Na0QNxLpfD4bFvAiN13e7yINlp9V0qGUP2PAcB9X VecztFgSNtgAZt7JcSkhfrjJt2Pj2Dj/VDfcHI8Httki1Mk58hr+eMQCRM8tfymX5r9I 4fO/dhycle/ae9Ajcf5OSwJ6DYA1VgKIfRpt5mjH4CPsRqFTfaE+bisPq/ujs+we+1zd jUbxVmvhyikmZWK3uIycHvf/PFRZr5CMbnr4tERk0/jpiLVaBper3jUy7Hs7A3dgws2b 0Jn+iVxfsAWPASjt5wVTkB1QVxEPA7xfnzG1+12T5A6NA1t7uCBf9OqXg72BOVNakIH5 4ejQ== X-Forwarded-Encrypted: i=1; AJvYcCXRpLQKS9nl1YbuvRVXtU6yE2NBikbIhzMlyxVB7pRd04RosDk50ObI3Ag25zoGHvlL7gnH9Q1B8naQSZE=@vger.kernel.org X-Gm-Message-State: AOJu0YwfIjpQ/lspyJ/XtPH1gW1R3A2urFIumo3+Mqyok10P7l/IiGB2 Fft1k+WZF+BulJaH3hAHHF0gRsO5/4i2sbuDcPxbJ4yWNDJAXZOz6KxmaUv9am4dJh0= X-Gm-Gg: ASbGncum7CaY5IFuBouPED1ktmxow/PbJIdx0kkel54OrzIaig8Lt+ti9XmJrF7f5ig Cn7KTk0pkx9MkXg62k8CJkgVNvRwhPx3rBzGu7+VdXDCadLw2V0DgYL0zTAIo2wWBKbzzHOL4GH WpfwyrhXZIL14BhyiRELlcN0jdC4m/obCwL54vlN3B1weGF47YKvveJ1pEzP0XnoJpk4zLrdLQ3 ykI2AiMGURH79KKbxr8FACCBQH1Peb+igg0XZrf0KL0bLG01BmnwAra7wikpzrDl+Ca9jvdL4Kw HWLEtiXcEVN7xDtSMJAALCclE3Hf/ZeCPfaNohaXkl3aVGlw9O0p64FaToYUoN8r2uJVTOG3u2F Il/bRH1RmnBE8Zyz285T3UKqGPa9wG/lPqRb2A/pl4rA+5YkApSGYy0UJ1WUtYghfAFLE1+Aj/a fHOpCqoMadky06LwItGe0EkcyGz0ckqgQar5URKCv+ X-Google-Smtp-Source: AGHT+IH5zxAjIq0T7KqfSxfMMJDn8BjHIDOb4sW4dH03nN6pd1cSkApPwJS1N7LfAd+GxeG4RMRMMw== X-Received: by 2002:a17:907:9816:b0:b6d:5bc3:e158 with SMTP id a640c23a62f3a-b6d5bc3e4eemr167216766b.17.1761227911453; Thu, 23 Oct 2025 06:58:31 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.151]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b6d511f8634sm226114066b.29.2025.10.23.06.58.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Oct 2025 06:58:30 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, geert+renesas@glider.be, magnus.damm@gmail.com, yoshihiro.shimoda.uh@renesas.com, biju.das.jz@bp.renesas.com Cc: claudiu.beznea@tuxon.dev, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Claudiu Beznea Subject: [PATCH v8 3/7] dt-bindings: reset: renesas,rzg2l-usbphy-ctrl: Document RZ/G3S support Date: Thu, 23 Oct 2025 16:58:06 +0300 Message-ID: <20251023135810.1688415-4-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251023135810.1688415-1-claudiu.beznea.uj@bp.renesas.com> References: <20251023135810.1688415-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The Renesas USB PHY hardware block needs to have the PWRRDY bit in the system controller set before applying any other settings. The PWRRDY bit must be controlled during power-on, power-off, and system suspend/resume sequences as follows: - during power-on/resume, it must be set to zero before enabling clocks and modules - during power-off/suspend, it must be set to one after disabling clocks and modules Add the renesas,sysc-pwrrdy device tree property, which allows the reset-rzg2l-usbphy-ctrl driver to parse, map, and control the system controller PWRRDY bit at the appropriate time. Along with it add a new compatible for the RZ/G3S SoC. Reviewed-by: Rob Herring (Arm) Signed-off-by: Claudiu Beznea --- Changes in v8: - none Changes in v7: - dropped Tb tag as it was reported that it is not valid on bindings Changes in v6: - collected tags Changes in v5: - fixed description formatting - collected tags Changes in v4: - dropped blank line from compatible section - s/renesas,sysc-signals/renesas,sysc-pwrrdy/g - dropped description from renesas,sysc-pwrrdy - updated description of renesas,sysc-pwrrdy items - updated patch description Changes in v3: - none; this patch is new .../reset/renesas,rzg2l-usbphy-ctrl.yaml | 41 ++++++++++++++++--- 1 file changed, 35 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/reset/renesas,rzg2l-usbphy-c= trl.yaml b/Documentation/devicetree/bindings/reset/renesas,rzg2l-usbphy-ctr= l.yaml index b0b20af15313..c83469a1b379 100644 --- a/Documentation/devicetree/bindings/reset/renesas,rzg2l-usbphy-ctrl.yaml +++ b/Documentation/devicetree/bindings/reset/renesas,rzg2l-usbphy-ctrl.yaml @@ -15,12 +15,14 @@ description: =20 properties: compatible: - items: - - enum: - - renesas,r9a07g043-usbphy-ctrl # RZ/G2UL and RZ/Five - - renesas,r9a07g044-usbphy-ctrl # RZ/G2{L,LC} - - renesas,r9a07g054-usbphy-ctrl # RZ/V2L - - const: renesas,rzg2l-usbphy-ctrl + oneOf: + - items: + - enum: + - renesas,r9a07g043-usbphy-ctrl # RZ/G2UL and RZ/Five + - renesas,r9a07g044-usbphy-ctrl # RZ/G2{L,LC} + - renesas,r9a07g054-usbphy-ctrl # RZ/V2L + - const: renesas,rzg2l-usbphy-ctrl + - const: renesas,r9a08g045-usbphy-ctrl # RZ/G3S =20 reg: maxItems: 1 @@ -48,6 +50,20 @@ properties: $ref: /schemas/regulator/regulator.yaml# unevaluatedProperties: false =20 + renesas,sysc-pwrrdy: + description: + The system controller PWRRDY indicates to the USB PHY if the power s= upply + is ready. PWRRDY needs to be set during power-on before applying any + other settings. It also needs to be set before powering off the USB. + $ref: /schemas/types.yaml#/definitions/phandle-array + items: + - items: + - description: + System controller phandle required by USB PHY CTRL driver to= set + PWRRDY + - description: Register offset associated with PWRRDY + - description: Register bitmask associated with PWRRDY + required: - compatible - reg @@ -57,6 +73,19 @@ required: - '#reset-cells' - regulator-vbus =20 +allOf: + - if: + properties: + compatible: + contains: + const: renesas,r9a08g045-usbphy-ctrl + then: + required: + - renesas,sysc-pwrrdy + else: + properties: + renesas,sysc-pwrrdy: false + additionalProperties: false =20 examples: --=20 2.43.0