From nobody Mon Feb 9 19:06:13 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3C5C530DEB4 for ; Thu, 23 Oct 2025 11:29:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761218989; cv=none; b=rY+n8fGywH20Dk9jynGbXgUTGZujgcCJNeHvz8eEnnDMSPDsqsvUGllez/avikdE8aGrUnBGx/OCh3/R0GFNiXTcKXtDFDMmCqtK40q2qet/W6AZkQBWj/LCGh+mFWMvmuPbktgRtLwomvTnPx0jAOBO1UBO87iUmG3cS7C6y7A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761218989; c=relaxed/simple; bh=PAltBAsIq1aC8Ll4WARAbUKEgytDMvDlximclKmHu8I=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=jz477uvNTII9zDHG2wnwHYfvWWVh4KPVPhnoKoJASyw8c7+jH1dHClQ7lyk3pl4mzBeWcM70uCt/wSTJZrnhapU85R2M4zf3Bu5caWejzTIEI+NKXwmVnkDP10d2lQg+7wK9oCwSvqcL5pzj153TzJtqdz97bcFYeUHVXyOoSJQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Bi8D4zGn; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Bi8D4zGn" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59N7UBwM011813 for ; Thu, 23 Oct 2025 11:29:46 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=24rSamGepFz DSZ1Cho4Jlk11+RwSCiIWbyoT2pF6KQs=; b=Bi8D4zGn5ip19fLDopOrHkPIOBW 8PQzCrrE8zLRFMtQPT0+lh3DiugiQWQLqJVmWfTtfa7iv4HpCdoC9nHbW3c5EdAu dZLQijU+Yi9dEPpA2OHb4aiwJxHTVYjwiKVnDBv58Sn30o0x8tUvlQZa3v/BPkgc UgqEdLrxT5pbUBiDRxEVyNRYRZqPNYhXEaCZ0ElAegqguz7IBUeM36qoi0UWmyh4 YOpmZVNBB1YakU4Skk8/gHuJA1rnYMY1AlyW/dmy+z24BppqWTcih6dYMyE7c8II z5f/smGL2D43x5cQ8JED8MMO2yzCl/kMA4cUgEauEOledn/wyV4LbRJ/6yA== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49y524acrs-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 23 Oct 2025 11:29:46 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-26b3e727467so3526115ad.0 for ; Thu, 23 Oct 2025 04:29:46 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761218985; x=1761823785; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=24rSamGepFzDSZ1Cho4Jlk11+RwSCiIWbyoT2pF6KQs=; b=rQ9eP9B3hwnB+RoSpU6OUD1UujIv3rbXVeHC21/ksU2Ai5jlCatJ/az4rZmSg+r4TG tXKKN2a3zGxeeFXII1FqmV3ier5h3tweGSE63+k5dIZCeL2O3DczmYw/PBAMj/+7RrEf V5oXxybHfFfDEiGT9mE8qK8aGlbIKeIpRXjkG9nO8s5Fqbghuf2KzaagK0yPxoQhFC1L TnlnJiat2XiJOdiD//m51CwgHDndoCu+vZJRJ0mUi7enwDcj6aQqEJSMxA3M+TF5jjk+ b3Y06yLYcmXphley4Os7ZAPz3GQXv4Gmg4M81BwG35fOgOse5UurfGM30i3uBqhMfLAb q8fw== X-Forwarded-Encrypted: i=1; AJvYcCVAwpN7Bjoce2WO9A/pz01KVsL+iRCJoaFrvdAQYG7nr66OGbUFC490Oa7SLgvB5+HcyCzdZoMzpNfE8YE=@vger.kernel.org X-Gm-Message-State: AOJu0YzZ+RAQlPjQtsoZi8Tig64sUaceIM2tCRghuJoGfJj4otkNloWl nYjCB1qouNJjbV/rAMrgP5CMoP3cM3JJZd4ud5mW73eXEgGSeG+vHH2pK4RCWOy8r3g/wFQaQrr 2KpJEqOvb8a0egRIzDVCjVX8cARthnwqP0UMhr/Q06plRhZvHETVe78IGa/O9/t/jUg== X-Gm-Gg: ASbGnctIDm6Se6tTjHJqn5CarydANYu6z7kD40AfcKuMCQOqqnerojjR4qppWF+ObEI eAZM9koX7bJgC53Pf82v/nSsf1IGV+qvweuOyBO1NelqPmABeeUx/jMYbWor0HZ3SWPtPQpV+JE eNDFEQ2wgaymHNOq600GjAthjNT7K3EQkTfep8yR15SV+cGGz0yxtmBiXmeTgwPFgId1LnTov/O kRE+ympeof+PIsLZWJ2prfLl/HIXcFByzALxxghKgdwozvAa8LODGdqJ7828mruFnDvQU67jpJf E1lnB7g/LFXhKNjkKwPnYkCPzAQTtBmeWbF7e+KSgWuYoCQJw0y1D/RH9fT8w+Gyq9y3tgJl2aN Pu0MskTBZsIKFZrUxHy8uoM9NqCuJsw== X-Received: by 2002:a17:903:2bcc:b0:269:85aa:3776 with SMTP id d9443c01a7336-292d3feca86mr66027285ad.11.1761218985442; Thu, 23 Oct 2025 04:29:45 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG8WryTUVK9uIGvfA8bBiYDlVUzKkwiJHvUyKvzEQh0yxPMRvKLMdCz3fmuq9JzQW1dIcYc+g== X-Received: by 2002:a17:903:2bcc:b0:269:85aa:3776 with SMTP id d9443c01a7336-292d3feca86mr66027105ad.11.1761218984963; Thu, 23 Oct 2025 04:29:44 -0700 (PDT) Received: from hu-sartgarg-hyd.qualcomm.com ([202.46.22.19]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2946e1231b0sm20438815ad.97.2025.10.23.04.29.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Oct 2025 04:29:44 -0700 (PDT) From: Sarthak Garg To: Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, quic_nguyenb@quicinc.com, quic_rampraka@quicinc.com, quic_pragalla@quicinc.com, quic_sayalil@quicinc.com, quic_nitirawa@quicinc.com, quic_bhaskarv@quicinc.com, kernel@oss.qualcomm.com, Sarthak Garg Subject: [PATCH V2 2/4] arm64: dts: qcom: sm8750: Add SDC2 nodes for sm8750 soc Date: Thu, 23 Oct 2025 16:59:22 +0530 Message-Id: <20251023112924.1073811-3-sarthak.garg@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251023112924.1073811-1-sarthak.garg@oss.qualcomm.com> References: <20251023112924.1073811-1-sarthak.garg@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDIyMDE1NSBTYWx0ZWRfX8pYq8C+E58AQ hwtwzYhB+9SrGqocNqLfFjebJl56IhIM3+6UoU0IMaMwOoF7pKhB6KBwlJJjPer66UkOueejYZ9 shJYkZ9OaFfWtmQcd8gf8GSKal1UsbIMbvnhQurk2pD/nb+XawHxD9AHNjCFMbZrCWCuex69Fie LcyTpxq4SxuAPKBAjy1os8tU7E+PQ1DppAV2QjPqlkfbtIEtDeYxL7IYCFu59+EKAPWhCOdhbih /uyHuYhLiuapwZpys8Iy5JoupAhok0obbV61l3shjB2cuV+Uw8Gi0ir0Y4FJgoU6/2YpHx7HuEo cCW3KPgwvxkUViAe7QhmPs/STB5KdHnFtoZz+NNxyD+rsQWkUiZiZKWslYzS2fO76dXmfd3AXBa iahtKljiO/97qU/h2ks3hRv7LbQhVA== X-Authority-Analysis: v=2.4 cv=Uotu9uwB c=1 sm=1 tr=0 ts=68fa11aa cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=fChuTYTh2wq5r3m49p7fHw==:17 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=AsSGxY1rZHGoL8xKvT8A:9 a=pcaSXIDp9BJpxWmU:21 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-GUID: PySMi3ePXCvpN3snZ8hRfQPuZvqe-441 X-Proofpoint-ORIG-GUID: PySMi3ePXCvpN3snZ8hRfQPuZvqe-441 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-22_08,2025-10-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 impostorscore=0 priorityscore=1501 clxscore=1015 spamscore=0 adultscore=0 suspectscore=0 phishscore=0 lowpriorityscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510220155 Content-Type: text/plain; charset="utf-8" Add SD Card host controller for sm8750 soc. Signed-off-by: Sarthak Garg --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 68 ++++++++++++++++++++++++++++ 1 file changed, 68 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index a82d9867c7cb..1070dc5ea196 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -2060,6 +2060,60 @@ ice: crypto@1d88000 { clocks =3D <&gcc GCC_UFS_PHY_ICE_CORE_CLK>; }; =20 + sdhc_2: mmc@8804000 { + compatible =3D "qcom,sm8750-sdhci", "qcom,sdhci-msm-v5"; + reg =3D <0 0x08804000 0 0x1000>; + + interrupts =3D , + ; + interrupt-names =3D "hc_irq", + "pwr_irq"; + + clocks =3D <&gcc GCC_SDCC2_AHB_CLK>, + <&gcc GCC_SDCC2_APPS_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "iface", + "core", + "xo"; + + interconnects =3D <&aggre2_noc MASTER_SDCC_2 QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_SDCC_2 QCOM_ICC_TAG_ACTIVE_ONLY>; + interconnect-names =3D "sdhc-ddr", + "cpu-sdhc"; + + power-domains =3D <&rpmhpd RPMHPD_CX>; + operating-points-v2 =3D <&sdhc2_opp_table>; + + qcom,dll-config =3D <0x0007442c>; + qcom,ddr-config =3D <0x80040868>; + + iommus =3D <&apps_smmu 0x540 0x0>; + dma-coherent; + + bus-width =3D <4>; + max-sd-hs-hz =3D <37500000>; + + resets =3D <&gcc GCC_SDCC2_BCR>; + + status =3D "disabled"; + + sdhc2_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-100000000 { + opp-hz =3D /bits/ 64 <100000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-202000000 { + opp-hz =3D /bits/ 64 <202000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + }; + }; + cryptobam: dma-controller@1dc4000 { compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; reg =3D <0x0 0x01dc4000 0x0 0x28000>; @@ -3121,6 +3175,13 @@ data-pins { drive-strength =3D <2>; bias-pull-up; }; + + card-detect-pins { + pins =3D "gpio55"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; }; =20 sdc2_default: sdc2-default-state { @@ -3141,6 +3202,13 @@ data-pins { drive-strength =3D <10>; bias-pull-up; }; + + card-detect-pins { + pins =3D "gpio55"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; }; }; =20 --=20 2.34.1