From nobody Mon Feb 9 17:58:43 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C77D514A9B for ; Thu, 23 Oct 2025 07:55:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761206124; cv=none; b=Vr8DdQ2fSqXoF2bdA3J3v3U83XlVzpz1VgaZI3kLLx0vZEtK1s5IcKTstEcUb7CJlxbkAiS/Z2l7GK51ej5ARqVygztqyKyBSV3BSss+ZTrktFZx3bBQRBlYbL1tfpYM/jKHFhK1ZUEs7vm22Kh0uiWJ/Ec5X6WXJ9QMrcOG7rw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761206124; c=relaxed/simple; bh=YhGT0zF/zIeWZmR6CDQ85NX+twO6JxXEYFGAWzBoQ4Q=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=tzyzxLw8bEZubGMfRfltSueXrGJRa+cakOAF4Ie90AajznxDpbPMDCITli6RjYhH3Xfh6y3B4wZN3+jFDqYADuNFPK8k3e1TN69XiLXrehJm1je9XyqIk3/DzFvSHUhzPsLfx+bjBUJ/Q6KB0UBEihfJkQclSU9KmPKOCK5ZFos= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bo4C36Or; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bo4C36Or" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59N6Krjm025821 for ; Thu, 23 Oct 2025 07:55:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=2+NE/Af1iO8 IikWgwbLW4+s7TSryYrkY5597Cn42VwI=; b=bo4C36Or2X678XLhHCUndFZMhMz yQ25fxDnxRYWsv3Aacu9H0FI4VXgNj/84LJU4ElLmAo6POqapgG9BxJ1gN8K4q/G nhqJy9J/XgioGMQCA7cuKw/nmH3OO+luZdHzwbHDa3DExrm09BJ21/nfJFE5ITrG C5/tJxmD5dnvsaBpbtRydKhILEn+GnRE5QSBDVh+bkzu/wY0x42mMC3OI4oDZygt 7IZj7ZlznFefeX/6eiAx+SbammfKZQoYWZfCfpjYn0fhfut0Wmpk9agLI6RbZfuy 9/SWYRrgSOG6Mw6Qm1UZhh2Kjbs0ZochMAZ4v+mzMXt0oAuJyOZsvafL7+w== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49v42kfb6v-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 23 Oct 2025 07:55:21 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-27eca7298d9so14618275ad.0 for ; Thu, 23 Oct 2025 00:55:21 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761206121; x=1761810921; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2+NE/Af1iO8IikWgwbLW4+s7TSryYrkY5597Cn42VwI=; b=PVQ5hgPFH/79Wsz7LdYRpILmxMUCyYCPYpXh5n97TO8ST17D0E4ZYQDOK8Xom/pQDg YWCbyc6KNs+PN5w0Pxt6KrS6XfLZV3YXKpMb3hVlAqcc++RILBLAN2Mh404hy11rOCpW TJQAAZRJOFFpflS7jkC/JA8SEKDhk+wij5jamzpM8LcBQ4gW8CYZWO7QJW7N3DqjaTR1 zsFtYGcGlaA9jizxHDxHiTSnZpkbwLS1QL2sfQvxOa9XKtMrex/Xepa1uCYqtOXdR2CN 8RJG5OnWYlNjd8lNnew+rCZOSMmetDQcFF9hR390uHQTxSSeIdBT5Eko0FtHVmWb4aHw 8ITQ== X-Forwarded-Encrypted: i=1; AJvYcCWB9WoKoYYq2LmYdHJBTv2xS5zJMS9kDnjb3sA90NW1MVW8gCm9sQbx6c+AYde64+8a6dGv1Xqcnj6eZrc=@vger.kernel.org X-Gm-Message-State: AOJu0YxY2p+ELpcZHZ127bXNATtgZQ6SRE1y56VRbtOBCbPanHNf1rAm qpgyykNx+/l1UZ6zwRljI0JvPjzCiVQ6n5xohZhkrB02vw7KIK7F/x10emnj2lYW13FgcZzg/wH NBL1Oy9LZ0qRCWUSO9UR/qDLTPWJKN2RTBsnFSA1Y0K+s67PG8SHwQj6ILuonSbwG3Sg= X-Gm-Gg: ASbGncuUBh7iGAxVr7h7rHfviudOeuqSQzXFsGtNNMMoH8WFFO+g1dK6xvY+LoGEDSd F1YuLRNIog/KnnXPir/obxqI+yuzSruqEbDjYlSqX+43lZ71UPPuOIdzAWhlWT3a0aJODni3b6b NoQCu+W3vEcJxLCNUC25Q4REROvdtgfA232F1OFZGbg6mWv3m3VrjiHML0mLBN1VNv2TKoYSjzB L5cnVQnp3QBMoo+YEe6dQSSoEAPv6pV53rNzqSM/3by1muqZvEBR9DU3h6nBPYb0GmP9JocyPcU gZ7A3mGGUuXjKV3yfl1mMZ0X3NTApMAgdc1FMtLyRoMrmQQAV5IyiXvHuICEP/4Vwb8srLTrhla SnMbkrrVGkdSB+u0b0epU921B7iceIBhc6cGjagnB43zKuKoALQ== X-Received: by 2002:a17:903:1c3:b0:26f:7db2:3e1e with SMTP id d9443c01a7336-290cbc3efc4mr334314205ad.47.1761206121104; Thu, 23 Oct 2025 00:55:21 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGJ9mxG0mQE4e2d0wtdtC0Pzf4q1nK4RIrpRbfpCU1mVr5UFw6tRXlVqC8ZjctkbkmykKWyhA== X-Received: by 2002:a17:903:1c3:b0:26f:7db2:3e1e with SMTP id d9443c01a7336-290cbc3efc4mr334313815ad.47.1761206120651; Thu, 23 Oct 2025 00:55:20 -0700 (PDT) Received: from yuanjiey.qualcomm.com (i-global254.qualcomm.com. [199.106.103.254]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2946e1231b0sm14371265ad.97.2025.10.23.00.55.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Oct 2025 00:55:20 -0700 (PDT) From: yuanjie yang To: robin.clark@oss.qualcomm.com, lumag@kernel.org, abhinav.kumar@linux.dev, sean@poorly.run, marijn.suijten@somainline.org, airlied@gmail.com, simona@ffwll.ch, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, quic_mkrishn@quicinc.com, jonathan@marek.ca, quic_khsieh@quicinc.com, neil.armstrong@linaro.org Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, tingwei.zhang@oss.qualcomm.com, aiqun.yu@oss.qualcomm.com, yongxing.mou@oss.qualcomm.com Subject: [PATCH 03/12] drm/msm/dpu: Compatible with Kaanapali interrupt register Date: Thu, 23 Oct 2025 15:53:52 +0800 Message-Id: <20251023075401.1148-4-yuanjie.yang@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251023075401.1148-1-yuanjie.yang@oss.qualcomm.com> References: <20251023075401.1148-1-yuanjie.yang@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: -vIN9_mVZsth5jULtPIVijvqln2YNo3d X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDE4MDAzMSBTYWx0ZWRfX4bNIEm16Cg9p FZZLtaVm868uSdWh0STaDKfclAuShLW/BzuWJsUyGrSSXfWHcnF5Vb9Zq4bMhSzAv1S4YEH4qCG xKkrjZvGzUw+ZOR4ohhhLlDlKcEuCPbosdSmRoALzS/Yjiixmyoy6ypbuwyUwp0CPkQZ/JeXMm+ a+N1NK930IwB97M5/PrihBUgY2iV9qkDRctxLlWDDA6JmpQqOZQqQvskn9tjj1rVz/ddlscskSG KlDdz57Brx8cVGrTjpaji8L238E4P1AhG9pyhutZBN//gA1dtWxYQ2wfjfUYFkK66aYMGQoEM3i woB/YsKrOa7d487qiAraGlkeeVY3UG60hof8P8Jq9hgLkYA/PQKwsolsrBT6fOejA8jW5RJ0jjU fWmNiW/MHrfde6gJ1jA9QI/Bvt4zng== X-Authority-Analysis: v=2.4 cv=QYNrf8bv c=1 sm=1 tr=0 ts=68f9df6a cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=53IYeV4kbo9ohMI6A7gA:9 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-ORIG-GUID: -vIN9_mVZsth5jULtPIVijvqln2YNo3d X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-22_08,2025-10-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 malwarescore=0 clxscore=1011 impostorscore=0 spamscore=0 bulkscore=0 suspectscore=0 adultscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510180031 Content-Type: text/plain; charset="utf-8" From: Yuanjie Yang DPU version 13 introduces changes to the interrupt register layout. Update the driver to support these modifications for proper interrupt handling. Signed-off-by: Yongxing Mou Signed-off-by: Yuanjie Yang --- .../gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c | 89 ++++++++++++++++++- 1 file changed, 88 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c b/drivers/gp= u/drm/msm/disp/dpu1/dpu_hw_interrupts.c index 49bd77a755aa..8d265581f6ec 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_interrupts.c @@ -40,6 +40,15 @@ #define MDP_INTF_REV_7xxx_INTR_TEAR_STATUS(intf) (MDP_INTF_REV_7xxx_TEAR_O= FF(intf) + 0x004) #define MDP_INTF_REV_7xxx_INTR_TEAR_CLEAR(intf) (MDP_INTF_REV_7xxx_TEAR_O= FF(intf) + 0x008) =20 +#define MDP_INTF_REV_13xx_OFF(intf) (0x18D000 + 0x1000 * (intf)) +#define MDP_INTF_REV_13xx_INTR_EN(intf) (MDP_INTF_REV_13xx_OFF(intf) + 0= x1c0) +#define MDP_INTF_REV_13xx_INTR_STATUS(intf) (MDP_INTF_REV_13xx_OFF(intf) = + 0x1c4) +#define MDP_INTF_REV_13xx_INTR_CLEAR(intf) (MDP_INTF_REV_13xx_OFF(intf) += 0x1c8) +#define MDP_INTF_REV_13xx_TEAR_OFF(intf) (0x18D800 + 0x1000 * (intf)) +#define MDP_INTF_REV_13xx_INTR_TEAR_EN(intf) (MDP_INTF_REV_13xx_TEAR_OFF(= intf) + 0x000) +#define MDP_INTF_REV_13xx_INTR_TEAR_STATUS(intf) (MDP_INTF_REV_13xx_TEAR_O= FF(intf) + 0x004) +#define MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(intf) (MDP_INTF_REV_13xx_TEAR_O= FF(intf) + 0x008) + /** * struct dpu_intr_reg - array of DPU register sets * @clr_off: offset to CLEAR reg @@ -199,6 +208,82 @@ static const struct dpu_intr_reg dpu_intr_set_7xxx[] = =3D { }, }; =20 +/* + * dpu_intr_set_13xx - List of DPU interrupt registers for DPU >=3D 13.0 + */ +static const struct dpu_intr_reg dpu_intr_set_13xx[] =3D { + [MDP_SSPP_TOP0_INTR] =3D { + INTR_CLEAR, + INTR_EN, + INTR_STATUS + }, + [MDP_SSPP_TOP0_INTR2] =3D { + INTR2_CLEAR, + INTR2_EN, + INTR2_STATUS + }, + [MDP_SSPP_TOP0_HIST_INTR] =3D { + HIST_INTR_CLEAR, + HIST_INTR_EN, + HIST_INTR_STATUS + }, + [MDP_INTF0_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(0), + MDP_INTF_REV_13xx_INTR_EN(0), + MDP_INTF_REV_13xx_INTR_STATUS(0) + }, + [MDP_INTF1_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(1), + MDP_INTF_REV_13xx_INTR_EN(1), + MDP_INTF_REV_13xx_INTR_STATUS(1) + }, + [MDP_INTF1_TEAR_INTR] =3D { + MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(1), + MDP_INTF_REV_13xx_INTR_TEAR_EN(1), + MDP_INTF_REV_13xx_INTR_TEAR_STATUS(1) + }, + [MDP_INTF2_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(2), + MDP_INTF_REV_13xx_INTR_EN(2), + MDP_INTF_REV_13xx_INTR_STATUS(2) + }, + [MDP_INTF2_TEAR_INTR] =3D { + MDP_INTF_REV_13xx_INTR_TEAR_CLEAR(2), + MDP_INTF_REV_13xx_INTR_TEAR_EN(2), + MDP_INTF_REV_13xx_INTR_TEAR_STATUS(2) + }, + [MDP_INTF3_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(3), + MDP_INTF_REV_13xx_INTR_EN(3), + MDP_INTF_REV_13xx_INTR_STATUS(3) + }, + [MDP_INTF4_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(4), + MDP_INTF_REV_13xx_INTR_EN(4), + MDP_INTF_REV_13xx_INTR_STATUS(4) + }, + [MDP_INTF5_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(5), + MDP_INTF_REV_13xx_INTR_EN(5), + MDP_INTF_REV_13xx_INTR_STATUS(5) + }, + [MDP_INTF6_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(6), + MDP_INTF_REV_13xx_INTR_EN(6), + MDP_INTF_REV_13xx_INTR_STATUS(6) + }, + [MDP_INTF7_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(7), + MDP_INTF_REV_13xx_INTR_EN(7), + MDP_INTF_REV_13xx_INTR_STATUS(7) + }, + [MDP_INTF8_INTR] =3D { + MDP_INTF_REV_13xx_INTR_CLEAR(8), + MDP_INTF_REV_13xx_INTR_EN(8), + MDP_INTF_REV_13xx_INTR_STATUS(8) + }, +}; + #define DPU_IRQ_MASK(irq_idx) (BIT(DPU_IRQ_BIT(irq_idx))) =20 static inline bool dpu_core_irq_is_valid(unsigned int irq_idx) @@ -507,7 +592,9 @@ struct dpu_hw_intr *dpu_hw_intr_init(struct drm_device = *dev, if (!intr) return ERR_PTR(-ENOMEM); =20 - if (m->mdss_ver->core_major_ver >=3D 7) + if (m->mdss_ver->core_major_ver >=3D 13) + intr->intr_set =3D dpu_intr_set_13xx; + else if (m->mdss_ver->core_major_ver >=3D 7) intr->intr_set =3D dpu_intr_set_7xxx; else intr->intr_set =3D dpu_intr_set_legacy; --=20 2.34.1