From nobody Tue Feb 10 09:58:04 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3AB642FB61F for ; Thu, 23 Oct 2025 09:14:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761210888; cv=none; b=Y4nyzUvBc6igctOwKhXZSaib2P915ShNbTpIGvXDBXMa6WnsIINeLW+63TkbCZD7JTif8I3Wyz3t86sAuUCoPC2p8ABYkx/mrfnYCHmT/IR8HiTgAOjzlLoYfdEPvobuCNLXCK5PrfwRI8iKxg8K9agFWboZ3y6a+HlqceYtz6s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761210888; c=relaxed/simple; bh=//vs5qyC5tzY6Hi//oAaaRHh/IjMO629wyAyFVmdjGc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=T2eewUts/2TeIqSfYBD3nFDQ6UAhCabZy6GA67jPV8m7ZS0883rhnifengEAmcTiBuwVwxNIS5R+t3Ikzq+dRVHs5n+gtZoD418U5IpiNP/OUVlVBX/I0eC7umxIWOD+HR/0fXoe2gHyC0b0tCgVFP5VIWn2TCeQQuCuFIOo/jU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Yj39xjJZ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Yj39xjJZ" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59N6rGtK010394 for ; Thu, 23 Oct 2025 09:14:45 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= InVgLQ17lHKS2krRtO9emdUXwoyWzPJt7C37BZwP1ak=; b=Yj39xjJZ6VDHU4io 95XwDd9UspWh6ObbfjKpf/XH0dD8Np0VOsDKrLz8x1n5BjuK5ReNcSDXgQ3WkzfP tN+//dwK4FR81o0LEk7Cp2vwdGzGuoM4PePMDawTqQYW8jRne2M4DWZYvpjXqOKe R5E/qezp853XhZtsu7PjrkdWkbuxRC8Y9NKZ7SqzPz00eVF3SeLJUfoatn5fXHU1 9oZ48MnEPiilZdr/3d5OsbuiomUUmv3305Cp8Ay0YCEJsOcajMQ+Bjjl3qBdNUdH LtS8ml5m0f17SiZ1qe1U6FkAPgDX52nViO6CH1LkN5xrfu1HXeiCVy99A5ZHWGLe /nqz4g== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49v3447uxj-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 23 Oct 2025 09:14:45 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-b6cf50cbd2cso448571a12.3 for ; Thu, 23 Oct 2025 02:14:45 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761210885; x=1761815685; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=InVgLQ17lHKS2krRtO9emdUXwoyWzPJt7C37BZwP1ak=; b=AhqCb3jvLgqnkb/6dnKvuBmhYo9pqp2b0wvbdfhn/3iZjKNox4WeTVxlF0Ja6ooHrz giKGFa/X9fhFusjC4KJzbnAE9Ksh4cinjjmLlAZqI+wc5HWWxg4YfoaO9OjvYeAeW8aW QytSpRu7TqP3BMgkzo6hG0mIFQUEwlC/QwmK+9uNULRo2/5Vm/FVcsLogkUl/gLTVy2C 4rCCtL5osv9Ht7BfIGlYCKOgh9rKq/FrtnAGClMIHpAiFyA7VvNYR7DQubB8E6jCQeU7 Eqd5MJmR5fI03FMa+WPUtL/M93lywQNWOpeZOyu/FFu6In36tMGPhXRdZyM7Uf83pC2q Ub3w== X-Forwarded-Encrypted: i=1; AJvYcCUAO2sQelzrAYLpnv9IoRWLwaPc1spPrlLjIf8By7XPlwrFIzbWYKrHdxTd9JPOQaL3J6WxOMQ8xLyzoZ4=@vger.kernel.org X-Gm-Message-State: AOJu0YxXecs04Zw7AdNeeNx6pZGdY9Lzxm2Qu39iJc9TgmXIbE/pI2UA VNkHPRV6CQqzkfQJzfPGPEPoq3D+dFoVGsxS1HlayVIgkRzOnqDvlsRYtLq769RIDY7BQiqJVqZ r1nTBpV2k1iwZPGmObpA/g28STjX4aKI0HeSumclO6H8cgvZMzy5rOyDq2djLaXGR+8c= X-Gm-Gg: ASbGncvkyIMWTOrWdWmuKzaCK6s70Lpb02+FownN/DVwvztgyUqL8XYcHtNcj3d9XwQ 0xs/SHv0XQHg4spNSX7c67rKpUA7ZiKEZ36BIEQQhVgdgyyX1Jk88fN34owhdbe1+icH7/uVNFu gqQDywvGZun0oZrRgdwKiLwbqOAnsuXM6+iNdF9utMydu2SlqH3PLj7I/SDm3cTdgH8xIYKNTm1 2ZPB+LfmwliO8n/7HCb4POV6mVEgdmCPfHGt2mm1GoEoTxP1Oga8ls1cAMvvadjewfVhZTewKwT e3f8qslPPuBSHtF51xj1jyefjfX+JGXsfWCLWoR/W9HT4GMXIGZ8HfBpNLQYXRWS0lUJ/i4drq6 Q5gi/yZM08iluBa9LeAGbXtCE4lyj9R7CwCf68cJK0galcswkdgiFew== X-Received: by 2002:a05:6a21:998f:b0:251:2a11:e61 with SMTP id adf61e73a8af0-334a8532b39mr32354733637.17.1761210884539; Thu, 23 Oct 2025 02:14:44 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHG7LV99CBMm4KjrP/AmsknharA0RRmzGW7D6pp6OfJNiZ1UNT262YA+yG3d6ZRsbgOyia5ag== X-Received: by 2002:a05:6a21:998f:b0:251:2a11:e61 with SMTP id adf61e73a8af0-334a8532b39mr32354700637.17.1761210884016; Thu, 23 Oct 2025 02:14:44 -0700 (PDT) Received: from hu-hangxian-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b6cf4e318a2sm1490081a12.33.2025.10.23.02.14.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Oct 2025 02:14:43 -0700 (PDT) From: Hangxiang Ma Date: Thu, 23 Oct 2025 02:14:34 -0700 Subject: [PATCH v3 2/6] dt-bindings: media: camss: Add qcom,kaanapali-camss binding Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251023-add-support-for-camss-on-kaanapali-v3-2-02abc9a107bf@oss.qualcomm.com> References: <20251023-add-support-for-camss-on-kaanapali-v3-0-02abc9a107bf@oss.qualcomm.com> In-Reply-To: <20251023-add-support-for-camss-on-kaanapali-v3-0-02abc9a107bf@oss.qualcomm.com> To: Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , Vladimir Zapolskiy , Mauro Carvalho Chehab , Bryan O'Donoghue Cc: linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, Jingyi Wang , Atiya Kailany , Hangxiang Ma X-Mailer: b4 0.14.3 X-Proofpoint-GUID: MpGDoa2D3_CeTBaG_c5UDk-fUYx_oPyV X-Proofpoint-ORIG-GUID: MpGDoa2D3_CeTBaG_c5UDk-fUYx_oPyV X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDE4MDAyMyBTYWx0ZWRfX0Y5U3q/HFaka FBr2HA0PUZ4a5k81M6NgpXqhCtLiDFoXGvzBKUXl2D42ytvnNhIvrjhyxgnLsGEBBjrKTkCqJwm s9AWD82osS9p0AJ9eHHR3T4pWWs4NZNeGp2Er0L8qkpfliZEDyKd16rm9moohqBjfX8NWbgkCRx dqERwMvpAknXDv9VA75L/5GdufVic7oSOXXK/I3RhC8533UJXFHAPF8U1psH8BCwjOpGaS7zujY tnSnVM6O4Q94TDthIhL0uzqS8CUqssN2o4ohie2TcSRh4c5faAIk081S9zrkbVLN3TPk+rYUMiH 6g2/Yx3bcMQQOKnc63EoSpeuUyoY77jVO/JGX4N/RFAgz5iOp+fmI+CCXkIBbRs8js11FLW8Qf5 IXi2vDUGV6K4JMaBHEP3Cnzn6ftXbQ== X-Authority-Analysis: v=2.4 cv=E/vAZKdl c=1 sm=1 tr=0 ts=68f9f205 cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=2cgThBgHkgOnM4IxGdMA:9 a=CrRsnYyEDPKn3pUz:21 a=QEXdDO2ut3YA:10 a=bFCP_H2QrGi7Okbo017w:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-22_08,2025-10-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 spamscore=0 priorityscore=1501 bulkscore=0 suspectscore=0 lowpriorityscore=0 clxscore=1015 adultscore=0 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510180023 Add bindings for qcom,kaanapali-camss in order to support the camera subsystem for Kaanapali. Signed-off-by: Hangxiang Ma --- .../bindings/media/qcom,kaanapali-camss.yaml | 369 +++++++++++++++++= ++++ 1 file changed, 369 insertions(+) diff --git a/Documentation/devicetree/bindings/media/qcom,kaanapali-camss.y= aml b/Documentation/devicetree/bindings/media/qcom,kaanapali-camss.yaml new file mode 100644 index 000000000000..82f427bd036b --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,kaanapali-camss.yaml @@ -0,0 +1,369 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/qcom,kaanapali-camss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Kaanapali Camera Subsystem (CAMSS) + +maintainers: + - Hangxiang Ma + +description: + The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms. + +properties: + compatible: + const: qcom,kaanapali-camss + + reg: + maxItems: 16 + + reg-names: + items: + - const: csid0 + - const: csid1 + - const: csid2 + - const: csid_lite0 + - const: csid_lite1 + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: csiphy3 + - const: csiphy4 + - const: csiphy5 + - const: vfe0 + - const: vfe1 + - const: vfe2 + - const: vfe_lite0 + - const: vfe_lite1 + + clocks: + maxItems: 34 + + clock-names: + items: + - const: camnoc_nrt_axi + - const: camnoc_rt_axi + - const: camnoc_rt_vfe0 + - const: camnoc_rt_vfe1 + - const: camnoc_rt_vfe2 + - const: camnoc_rt_vfe_lite + - const: cam_top_ahb + - const: cam_top_fast_ahb + - const: csid + - const: csid_csiphy_rx + - const: csiphy0 + - const: csiphy0_timer + - const: csiphy1 + - const: csiphy1_timer + - const: csiphy2 + - const: csiphy2_timer + - const: csiphy3 + - const: csiphy3_timer + - const: csiphy4 + - const: csiphy4_timer + - const: csiphy5 + - const: csiphy5_timer + - const: gcc_hf_axi + - const: qdss_debug_xo + - const: vfe0 + - const: vfe0_fast_ahb + - const: vfe1 + - const: vfe1_fast_ahb + - const: vfe2 + - const: vfe2_fast_ahb + - const: vfe_lite + - const: vfe_lite_ahb + - const: vfe_lite_cphy_rx + - const: vfe_lite_csid + + interrupts: + maxItems: 16 + + interrupt-names: + items: + - const: csid0 + - const: csid1 + - const: csid2 + - const: csid_lite0 + - const: csid_lite1 + - const: csiphy0 + - const: csiphy1 + - const: csiphy2 + - const: csiphy3 + - const: csiphy4 + - const: csiphy5 + - const: vfe0 + - const: vfe1 + - const: vfe2 + - const: vfe_lite0 + - const: vfe_lite1 + + interconnects: + maxItems: 2 + + interconnect-names: + items: + - const: ahb + - const: hf_mnoc + + iommus: + maxItems: 1 + + power-domains: + items: + - description: + TFE0 GDSC - Thin Front End, Global Distributed Switch Controller. + - description: + TFE1 GDSC - Thin Front End, Global Distributed Switch Controller. + - description: + TFE2 GDSC - Thin Front End, Global Distributed Switch Controller. + - description: + Titan GDSC - Titan ISP Block Global Distributed Switch Controlle= r. + + power-domain-names: + items: + - const: tfe0 + - const: tfe1 + - const: tfe2 + - const: top + + vdd-csiphy-0p8-supply: + description: + Phandle to a 0.8V regulator supply to CSI PHYs core block. + + vdd-csiphy-1p2-supply: + description: + Phandle to 1.2V regulator supply to CSI PHYs pll block. + + ports: + $ref: /schemas/graph.yaml#/properties/ports + + description: + CSI input ports. + + patternProperties: + "^port@[0-3]$": + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: + Input port for receiving CSI data on CSI0. + + properties: + endpoint: + $ref: video-interfaces.yaml# + unevaluatedProperties: false + + properties: + data-lanes: + minItems: 1 + maxItems: 4 + + required: + - data-lanes + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - interrupts + - interrupt-names + - interconnects + - interconnect-names + - iommus + - power-domains + - power-domain-names + - vdd-csiphy-0p8-supply + - vdd-csiphy-1p2-supply + - ports + +additionalProperties: false + +examples: + - | + #include + #include + #include + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + + camss: isp@9253000 { + compatible =3D "qcom,kaanapali-camss"; + + reg =3D <0x0 0x09253000 0x0 0x5e80>, + <0x0 0x09263000 0x0 0x5e80>, + <0x0 0x09273000 0x0 0x5e80>, + <0x0 0x092d3000 0x0 0x3880>, + <0x0 0x092e7000 0x0 0x3880>, + <0x0 0x09523000 0x0 0x2000>, + <0x0 0x09525000 0x0 0x2000>, + <0x0 0x09527000 0x0 0x2000>, + <0x0 0x09529000 0x0 0x2000>, + <0x0 0x0952b000 0x0 0x2000>, + <0x0 0x0952d000 0x0 0x2000>, + <0x0 0x09151000 0x0 0x20000>, + <0x0 0x09171000 0x0 0x20000>, + <0x0 0x09191000 0x0 0x20000>, + <0x0 0x092dc000 0x0 0x1300>, + <0x0 0x092f0000 0x0 0x1300>; + reg-names =3D "csid0", + "csid1", + "csid2", + "csid_lite0", + "csid_lite1", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "csiphy4", + "csiphy5", + "vfe0", + "vfe1", + "vfe2", + "vfe_lite0", + "vfe_lite1"; + + clocks =3D <&camcc_cam_cc_camnoc_nrt_axi_clk>, + <&camcc_cam_cc_camnoc_rt_axi_clk>, + <&camcc_cam_cc_camnoc_rt_tfe_0_main_clk>, + <&camcc_cam_cc_camnoc_rt_tfe_1_main_clk>, + <&camcc_cam_cc_camnoc_rt_tfe_2_main_clk>, + <&camcc_cam_cc_camnoc_rt_ife_lite_clk>, + <&camcc_cam_cc_cam_top_ahb_clk>, + <&camcc_cam_cc_cam_top_fast_ahb_clk>, + <&camcc_cam_cc_csid_clk>, + <&camcc_cam_cc_csid_csiphy_rx_clk>, + <&camcc_cam_cc_csiphy0_clk>, + <&camcc_cam_cc_csi0phytimer_clk>, + <&camcc_cam_cc_csiphy1_clk>, + <&camcc_cam_cc_csi1phytimer_clk>, + <&camcc_cam_cc_csiphy2_clk>, + <&camcc_cam_cc_csi2phytimer_clk>, + <&camcc_cam_cc_csiphy3_clk>, + <&camcc_cam_cc_csi3phytimer_clk>, + <&camcc_cam_cc_csiphy4_clk>, + <&camcc_cam_cc_csi4phytimer_clk>, + <&camcc_cam_cc_csiphy5_clk>, + <&camcc_cam_cc_csi5phytimer_clk>, + <&gcc_gcc_camera_hf_axi_clk>, + <&camcc_cam_cc_qdss_debug_xo_clk>, + <&camcc_cam_cc_tfe_0_main_clk>, + <&camcc_cam_cc_tfe_0_main_fast_ahb_clk>, + <&camcc_cam_cc_tfe_1_main_clk>, + <&camcc_cam_cc_tfe_1_main_fast_ahb_clk>, + <&camcc_cam_cc_tfe_2_main_clk>, + <&camcc_cam_cc_tfe_2_main_fast_ahb_clk>, + <&camcc_cam_cc_ife_lite_clk>, + <&camcc_cam_cc_ife_lite_ahb_clk>, + <&camcc_cam_cc_ife_lite_cphy_rx_clk>, + <&camcc_cam_cc_ife_lite_csid_clk>; + + clock-names =3D "camnoc_nrt_axi", + "camnoc_rt_axi", + "camnoc_rt_vfe0", + "camnoc_rt_vfe1", + "camnoc_rt_vfe2", + "camnoc_rt_vfe_lite", + "cam_top_ahb", + "cam_top_fast_ahb", + "csid", + "csid_csiphy_rx", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "csiphy3", + "csiphy3_timer", + "csiphy4", + "csiphy4_timer", + "csiphy5", + "csiphy5_timer", + "gcc_hf_axi", + "qdss_debug_xo", + "vfe0", + "vfe0_fast_ahb", + "vfe1", + "vfe1_fast_ahb", + "vfe2", + "vfe2_fast_ahb", + "vfe_lite", + "vfe_lite_ahb", + "vfe_lite_cphy_rx", + "vfe_lite_csid"; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "csid0", + "csid1", + "csid2", + "csid_lite0", + "csid_lite1", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy3", + "csiphy4", + "csiphy5", + "vfe0", + "vfe1", + "vfe2", + "vfe_lite0", + "vfe_lite1"; + + interconnects =3D <&gem_noc_master_appss_proc QCOM_ICC_TAG_ACT= IVE_ONLY + &config_noc_slave_camera_cfg QCOM_ICC_TAG_ACT= IVE_ONLY>, + <&mmss_noc_master_camnoc_hf QCOM_ICC_TAG_ALWAYS + &mc_virt_slave_ebi1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "ahb", + "hf_mnoc"; + + iommus =3D <&apps_smmu 0x1c00 0x00>; + + power-domains =3D <&camcc_cam_cc_tfe_0_gdsc>, + <&camcc_cam_cc_tfe_1_gdsc>, + <&camcc_cam_cc_tfe_2_gdsc>, + <&camcc_cam_cc_titan_top_gdsc>; + power-domain-names =3D "tfe0", + "tfe1", + "tfe2", + "top"; + + vdd-csiphy-0p8-supply =3D <&csiphy_0p8_supply>; + vdd-csiphy-1p2-supply =3D <&csiphy_1p2_supply>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + csiphy_ep0: endpoint { + data-lanes =3D <0 1>; + remote-endpoint =3D <&sensor_ep>; + }; + }; + }; + }; + }; --=20 2.34.1