From nobody Tue Feb 10 02:49:39 2026 Received: from mail-wm1-f68.google.com (mail-wm1-f68.google.com [209.85.128.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 349332D7DF2 for ; Wed, 22 Oct 2025 17:43:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761154997; cv=none; b=AMRcUcPSZSb+1KUjtc+Rm69j8d/QnZyDC1//A8da7Gv7WBPS7q3XM3VB7hkpddi+8gVhb/cgyiFxWvB4JMSGoz6OoBsLbRyP67KIfihr0gA3H3sRE5NRh/sM4p/aocA6bUUrAfGoxbBoP9cKiVcinPuP/hMa92GV3wDfAj5e2WA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761154997; c=relaxed/simple; bh=/WvSXC7W4Q8hEck5OteLiosiwPd50zkgon/bnQ1zTTs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SOgE9OvpAzr2kkJL3mg5b/PvFrs4FkfAWc52ASeKz+SP/93jlszsm0uENk+ozw872u1wZDQdmst1KPw21TccGW80iETtVT/My9Z2w3MieFYIN8MY7pItWg2P0qMxPPVFCBC77fOu9GkHnQnHY06N40ZtaENkaEPjZDNSIhr2sAE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=yXuaHZu4; arc=none smtp.client-ip=209.85.128.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="yXuaHZu4" Received: by mail-wm1-f68.google.com with SMTP id 5b1f17b1804b1-47112a73785so54981455e9.3 for ; Wed, 22 Oct 2025 10:43:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1761154992; x=1761759792; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=j/K6pNfM50RfxSgZt1gAI6BQibb85E1lqSjk2vGJD9Y=; b=yXuaHZu4Qp59MjLK5Bo4dTmY0edoUTYcX6LEBGg+HQ0tSomdA//dUllVedoyz2J2ov ucRLhl0fv5oPwn4BPED1hqZOB1ynbdswKN4bGmJEM+qVNQ5edlfe1L2nNF70NJk5jlyG A7wOApcM6fLDp+BZODTD2zYASxJoG5hnpPFHIjFkkQEV5vxZYgWM1aEnONNn/UKX+Cey 8/CXZReNyS/GtLt1PQJapg1H27HKvfYWlmm1iSGSWpCVrOCAJjdA/Haned6l58svEO94 8+2vv6d6cVdfWfnISSo9T347jjsLcVGE4Z3QBJExv3zLw3BijeQGzSNJ6AAg1VMxKNwM LFOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761154992; x=1761759792; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=j/K6pNfM50RfxSgZt1gAI6BQibb85E1lqSjk2vGJD9Y=; b=RSieXsX3+x5zGp1YrKjFJZF6VgBMCdUW34HiwX6uKGSH2SPJdM8eTjon6UdAno8X1z 8bR2rm3yA+Ohvy6oMh03CxpYuJO9AxE6ABXQKCTULTywF43jQnIe79tfo4AjwL9IK3WN Kkze1wbJXFsWarfvotZN9BC5Ogcolpws/2HuuD14ilSK0i2GYHJ3zc/XONxqj3qpCpl8 93cCEwe8M0WLr92buawe5PG0J0qt+px8N04Vsz4lh8YR66swz74hcQUYbM1edoQ7Vvf5 DVV0LXMXaDoC4+b9NnIXRU1uNKyitKHtRCnvlhGhah0zawc0K5CqJtGw1Iop5AnzqMwu J93A== X-Forwarded-Encrypted: i=1; AJvYcCWiOHCcho143ITHAOUbZFvpdKi8FjTBwpfjkgdO6KgXrLBeAWMxYRMSON+XJf9v9D4KIZtera3dn/chETQ=@vger.kernel.org X-Gm-Message-State: AOJu0Yzx3u9YDyktyGDoBkQC+kiSOY5wgJ4xSyBWqBRTPm0JkDsPp3Tc rd6nGoZ40gEUbOVeEfLH4aprv4BhfkeZH8iV0CsAF7zzTf8/cY5m98uV8HZ2YhZJm2s= X-Gm-Gg: ASbGncsAK4kjrcTbclXuNKbYyUgIODpydjWf3fbP6s6WG/Hl0ajVBa4PuhpurmpR3E3 /P2lZDWxGew8ouPN9bdbsFdNPH9O9PEXIaj68m0Llfcxi9K7TsH+D5ZKsnK1UVjChPMIb8mXT24 +FXpbtBBKF0lZ0YhRQqOubZuH1mn5/W+29IiFaMTwI8ETWt06qTiIvRHiFWITrtJOfMa1FD8vFz J5y9phrjO1EEQWGtTLZ0aD1obpLK+J530Balyet3j5KatGKY1n3tkb4bSXM1dkkbzIEX0pCMQaZ 8S2w0hoPcu/OMDN9EFAb6f8FGmFk+/SaTo47m3Tb+IAxIeTmtST/8ZMbqIuaxeGiWVP2t3wm7dw VmNATfP1Tjej9YT9/YKFsC1qsT67WOtx5jHf8p/6QiDqR4MJBpLLfGNdi1mu5GSRd7SaQMeRzV5 y6n1CeFBLNIdIcLUSZ8No= X-Google-Smtp-Source: AGHT+IGaffzb8yHlNU55p9rF8t2TGW4QRT5HNlWnXs4LSZW3Gb59mNXLLVvwX2nvyEKIz0B5fJhCCw== X-Received: by 2002:a05:600c:c091:b0:46f:b42e:edcf with SMTP id 5b1f17b1804b1-47117925d66mr115832685e9.40.1761154992519; Wed, 22 Oct 2025 10:43:12 -0700 (PDT) Received: from vingu-cube.. ([2a01:e0a:f:6020:edfc:89e3:4805:d8de]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47494aad668sm43434755e9.2.2025.10.22.10.43.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 22 Oct 2025 10:43:11 -0700 (PDT) From: Vincent Guittot To: chester62515@gmail.com, mbrugger@suse.com, ghennadi.procopciuc@oss.nxp.com, s32@nxp.com, bhelgaas@google.com, jingoohan1@gmail.com, lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, Ionut.Vicovan@nxp.com, larisa.grigore@nxp.com, Ghennadi.Procopciuc@nxp.com, ciprianmarian.costea@nxp.com, bogdan.hamciuc@nxp.com, Frank.li@nxp.com, linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev Cc: cassel@kernel.org Subject: [PATCH 1/4 v3] dt-bindings: PCI: s32g: Add NXP PCIe controller Date: Wed, 22 Oct 2025 19:43:06 +0200 Message-ID: <20251022174309.1180931-2-vincent.guittot@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251022174309.1180931-1-vincent.guittot@linaro.org> References: <20251022174309.1180931-1-vincent.guittot@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Describe the PCIe host controller available on the S32G platforms. Co-developed-by: Ionut Vicovan Signed-off-by: Ionut Vicovan Co-developed-by: Bogdan-Gabriel Roman Signed-off-by: Bogdan-Gabriel Roman Co-developed-by: Larisa Grigore Signed-off-by: Larisa Grigore Co-developed-by: Ghennadi Procopciuc Signed-off-by: Ghennadi Procopciuc Co-developed-by: Ciprian Marian Costea Signed-off-by: Ciprian Marian Costea Co-developed-by: Bogdan Hamciuc Signed-off-by: Bogdan Hamciuc Signed-off-by: Vincent Guittot --- .../bindings/pci/nxp,s32g-pcie.yaml | 102 ++++++++++++++++++ 1 file changed, 102 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/nxp,s32g-pcie.yaml diff --git a/Documentation/devicetree/bindings/pci/nxp,s32g-pcie.yaml b/Doc= umentation/devicetree/bindings/pci/nxp,s32g-pcie.yaml new file mode 100644 index 000000000000..2d8f7ad67651 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/nxp,s32g-pcie.yaml @@ -0,0 +1,102 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/nxp,s32g-pcie.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP S32G2xxx/S32G3xxx PCIe Root Complex controller + +maintainers: + - Bogdan Hamciuc + - Ionut Vicovan + +description: + This PCIe controller is based on the Synopsys DesignWare PCIe IP. + The S32G SoC family has two PCIe controllers, which can be configured as + either Root Complex or Endpoint. + +allOf: + - $ref: /schemas/pci/snps,dw-pcie.yaml# + +properties: + compatible: + oneOf: + - enum: + - nxp,s32g2-pcie + - items: + - const: nxp,s32g3-pcie + - const: nxp,s32g2-pcie + + reg: + maxItems: 6 + + reg-names: + items: + - const: dbi + - const: dbi2 + - const: atu + - const: dma + - const: ctrl + - const: config + + interrupts: + maxItems: 2 + + interrupt-names: + items: + - const: dma + - const: msi + +required: + - compatible + - reg + - reg-names + - interrupts + - interrupt-names + - ranges + - phys + +unevaluatedProperties: false + +examples: + - | + #include + #include + + bus { + #address-cells =3D <2>; + #size-cells =3D <2>; + + pcie@40400000 { + compatible =3D "nxp,s32g3-pcie", + "nxp,s32g2-pcie"; + reg =3D <0x00 0x40400000 0x0 0x00001000>, /* dbi registers */ + <0x00 0x40420000 0x0 0x00001000>, /* dbi2 registers */ + <0x00 0x40460000 0x0 0x00001000>, /* atu registers */ + <0x00 0x40470000 0x0 0x00001000>, /* dma registers */ + <0x00 0x40481000 0x0 0x000000f8>, /* ctrl registers */ + <0x5f 0xffffe000 0x0 0x00002000>; /* config space */ + reg-names =3D "dbi", "dbi2", "atu", "dma", "ctrl", "config"; + dma-coherent; + #address-cells =3D <3>; + #size-cells =3D <2>; + device_type =3D "pci"; + ranges =3D + <0x81000000 0x0 0x00000000 0x5f 0xfffe0000 0x0 0x0001= 0000>, + <0x82000000 0x0 0x00000000 0x58 0x00000000 0x0 0x8000= 0000>, + <0x82000000 0x1 0x00000000 0x59 0x00000000 0x6 0xfffe= 0000>; + + bus-range =3D <0x0 0xff>; + interrupts =3D , + ; + interrupt-names =3D "dma", "msi"; + #interrupt-cells =3D <1>; + interrupt-map-mask =3D <0 0 0 0x7>; + interrupt-map =3D <0 0 0 1 &gic 0 0 GIC_SPI 128 IRQ_TYPE_LEVEL= _HIGH>, + <0 0 0 2 &gic 0 0 GIC_SPI 129 IRQ_TYPE_LEVEL_H= IGH>, + <0 0 0 3 &gic 0 0 GIC_SPI 130 IRQ_TYPE_LEVEL_H= IGH>, + <0 0 0 4 &gic 0 0 GIC_SPI 131 IRQ_TYPE_LEVEL_H= IGH>; + + phys =3D <&serdes0 PHY_TYPE_PCIE 0 0>; + }; + }; --=20 2.43.0