From nobody Thu Dec 18 08:52:07 2025 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EC81834C801 for ; Wed, 22 Oct 2025 14:21:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761142892; cv=none; b=ZThxWZQoGN8GflzsG7lOA3uGpeBTi2Lyru0+cAQszrTFAG8o4yGC8HUJ0DgjJXlKchSlzSLgUx7o0xOo9jCksdUmOw/W6JnL8M+6WWfMu6UVhKSRoMD9jqekQB8OAqMMDu9MxDJvqeb/RnZt4kw/fuuCfd3KO4k2cu3JoLWyJPc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761142892; c=relaxed/simple; bh=7dAHRT2r7ftPVN1rS5b3fLL9XXBwlAPnHlEMfM9TlgA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=InkRa+numYwzgkyHHFw6IRWo6L+PVjq2KLE7MDrW483n831ktyp2XlMBOuFnJzV3sKON5FUiA18ZQGAL0HF0DL7zn9UetBGqvXKRYLykZmAxve2hgsRR3bQ6ziOBiC/Qr1QHNFosYK55gMpPNfOPURphLDIiRk1GYxQTOU7+M2g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gK6xSnc4; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gK6xSnc4" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-3ece1102998so5676875f8f.2 for ; Wed, 22 Oct 2025 07:21:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1761142886; x=1761747686; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=C/43znEe061f/mLeX5mGh0JaDqN09K9lxSSjlK2dh/Q=; b=gK6xSnc4kplXFq0FvB0OSozSxeUmexNZj3sclk+TPZN14oIEyEl/Tpx0iLLXClzemG 9wyMGf4xs1EOzYGKchwspjuNrFOJGPIcIh+FaFiU7IAPxpF+IqINj6EXj4/O5bHk0oqA Hs6YYL/iPgbP9DDMrXy7qV0ic9kssFiP+G4NlVB2aS4dZZeKjMGiUQMK9EAkMEKoJd7l NizIqAs/QpH4MXnKdTct5CXnLfwsw3ox0Vyv0KOvMM0TJioBbRPvO1NNwSXloQHtpN/D Y9Xp+hT7NIXDcJdIP0nB1raNREj1xbKDtmK+jA6WutDRvrrnl+y/ue2MinxuRpp62Ybs K0xQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761142886; x=1761747686; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=C/43znEe061f/mLeX5mGh0JaDqN09K9lxSSjlK2dh/Q=; b=i4umMZ2rL8rqZSuTP4SqBJenEwAffx9UZ8/3BrxsBntPUZ6S5W8GvQ/Z/y/TujINwR 6PKiwZWr/znFf94Dah5tot/3+ph6idecVd5O2sorm9O3JS49nZY03bSoqeRjcKXeDx4b qvK8EZUv3i18zXcwojFShBlxcce9Bowas+yp5s0ZZIjIItepxtOrxCfCwz63Sxwp92b8 y6CLsYF+AKQiIFD3dRCVdhya5CdYA5RkqDmzNKZqrXMmaKjPCEFguHdQqUFw7I4BcGgY Qz/wlS2qANGykHuFNnBzJGuhtlhJgBPK4cxKI4BkidKKdsW59lYtwIgIWsq7k+ZHUaFd bxyA== X-Forwarded-Encrypted: i=1; AJvYcCWTwlq0sA92a5fKp30uZ/nIN4rpm6YZC2UGJKcL6QfkpuTEcnYsB4T1BEt4EjBXCOf4crutF2lhGzbpHM4=@vger.kernel.org X-Gm-Message-State: AOJu0YyNNz8Yx1iyH2t03xaHXjEaHwJZze3Eapv8rCP6DZ9V73etQOtm YWdrVNw6swpD1CnIWhlDDAR947yd5lgmOvaLbuSHPqyV0Hogl0rm0q7t X-Gm-Gg: ASbGncvHR6BJH4oKncFzarloZRSLJ26DiueNd55h/2gn+/dLSzT7oUcYe2gYP0pzgQ9 ZPmjGAtN09jV2lCriCR77NO4UKmjiogN3yB9k0FNpsnWvJ4K7i4I6SfzrvlhzXnyc+EI+sZ7539 vOH4fIKLOrTSEHvLDvVePjDsCo2ve5mMRp+HILG6o0+32HcRotFGOGq29OPLUYa6jntzDzqIgbn wCYf4uXum4eYg+MpYfALVu9nKOqcjen/v425Y31bTM/QkXL0IGNdTSmuGxPuMYDA9eCg0xHik0X 5seXhTjHgHjrbNgZBeWezt3mABhXx/lJCc4PDi+VDiNTbQ+/VY6jvm5jYCRhoEqrVlvDS8FykrH b5mTH6qOr1TpgZl4Ot3CH1CybEdvdXc3CNGcqiJVC3IdLQn0xNyTmSuam2RyBFoe0RpFgXC2JR1 N8nw== X-Google-Smtp-Source: AGHT+IFCY+Sxhr527k6+OJwXsM0mYpA87pB8vo+egXovwmlWxMOKiHZRGcuNGUJAN41+XF6ergNZUg== X-Received: by 2002:a05:6000:3113:b0:427:7ec:ea41 with SMTP id ffacd0b85a97d-42707ecea7bmr13107185f8f.57.1761142886167; Wed, 22 Oct 2025 07:21:26 -0700 (PDT) Received: from xeon.. ([188.163.112.61]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-427ea5b3d4csm24803518f8f.19.2025.10.22.07.21.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 22 Oct 2025 07:21:25 -0700 (PDT) From: Svyatoslav Ryhel To: Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Sowjanya Komatineni , Luca Ceresoli , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , Mauro Carvalho Chehab , Greg Kroah-Hartman , Svyatoslav Ryhel , =?UTF-8?q?Jonas=20Schw=C3=B6bel?= , Dmitry Osipenko , Charan Pedumuru , Diogo Ivo , Aaron Kling , Arnd Bergmann Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-clk@vger.kernel.org, linux-staging@lists.linux.dev Subject: [PATCH v5 02/23] dt-bindings: clock: tegra30: Add IDs for CSI pad clocks Date: Wed, 22 Oct 2025 17:20:30 +0300 Message-ID: <20251022142051.70400-3-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20251022142051.70400-1-clamor95@gmail.com> References: <20251022142051.70400-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Tegra30 has CSI pad clock enable bits embedded into PLLD/PLLD2 registers. Add ids for these clocks. Additionally, move TEGRA30_CLK_CLK_MAX into clk-tegra30 source. Signed-off-by: Svyatoslav Ryhel Acked-by: Krzysztof Kozlowski --- drivers/clk/tegra/clk-tegra30.c | 1 + include/dt-bindings/clock/tegra30-car.h | 3 ++- 2 files changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/clk/tegra/clk-tegra30.c b/drivers/clk/tegra/clk-tegra3= 0.c index ca367184e185..ca738bc64615 100644 --- a/drivers/clk/tegra/clk-tegra30.c +++ b/drivers/clk/tegra/clk-tegra30.c @@ -53,6 +53,7 @@ #define SYSTEM_CLK_RATE 0x030 =20 #define TEGRA30_CLK_PERIPH_BANKS 5 +#define TEGRA30_CLK_CLK_MAX 311 =20 #define PLLC_BASE 0x80 #define PLLC_MISC 0x8c diff --git a/include/dt-bindings/clock/tegra30-car.h b/include/dt-bindings/= clock/tegra30-car.h index f193663e6f28..763b81f80908 100644 --- a/include/dt-bindings/clock/tegra30-car.h +++ b/include/dt-bindings/clock/tegra30-car.h @@ -271,6 +271,7 @@ #define TEGRA30_CLK_AUDIO3_MUX 306 #define TEGRA30_CLK_AUDIO4_MUX 307 #define TEGRA30_CLK_SPDIF_MUX 308 -#define TEGRA30_CLK_CLK_MAX 309 +#define TEGRA30_CLK_CSIA_PAD 309 +#define TEGRA30_CLK_CSIB_PAD 310 =20 #endif /* _DT_BINDINGS_CLOCK_TEGRA30_CAR_H */ --=20 2.48.1