From nobody Sun Feb 8 14:10:34 2026 Received: from mail-io1-f68.google.com (mail-io1-f68.google.com [209.85.166.68]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2967879EA for ; Fri, 17 Oct 2025 19:07:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.68 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760728070; cv=none; b=nT5CBq5D2rfJ1y0CNMH/MH/FM2UkT4FuHK+p/bMfSVn6wKO/j0dV0+mBB0AXTjh76RIzq2nzkQjuDYp/tpMZO5t1G4Jbn4j/eXMSyPi51pBTZEnR/swgJQEZ49kuBSLBxDhYQeHLwduMzFchwKQIKnC4FhAQOUNtax2TWY/B7+E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760728070; c=relaxed/simple; bh=LLI/HQYDWhCmej4ouNtvXFhwrmFwQGLMws3w9xIK1/c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=XrrepiN41xe/VVs4DYyp0FVfBpZmAJGLVO2caGFbSo/WOfRQqkjhadvaRsejTXv6e6A98oI+mihyAhws+/h3kbML9ReJZQHh1pp71kM9Ra5UQwHLkTNX4pBhNx6Zs+dLqcc9md8eaWUCgR+urifG3+jkc82stlZO9UiUSYp4soc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=Je1RL/Fd; arc=none smtp.client-ip=209.85.166.68 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="Je1RL/Fd" Received: by mail-io1-f68.google.com with SMTP id ca18e2360f4ac-938de0df471so196619039f.2 for ; Fri, 17 Oct 2025 12:07:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1760728067; x=1761332867; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=H/3BQdd3vn0d3oIHDdjobMfykMV90YiIp5S1jVARxr8=; b=Je1RL/FdYh7jK6gjcwQZz0xPkIuPjcqjDnpaYtZ0xInXRmsJ1tYpCreoL1rBcV0qm2 qsFj1zwFPkikT+yVGgtbyNUqV/MOcb1u4X5A+a9SZjej5vTpixKciukwLcDiWLW4YVR/ wTS5hyppbtYDvOYKkN34Yolrm56L9CovtkHJ51FrcA7F/Vysromg9DQBdzba9GyHT17f EJq6WM3FTXfk+Y+63ty5ESD1O3TFgDnJzJ6jeRe4Cf0V+SAnXsv3mbjNGmrkAYndr59V DK279aAeAaaxP9XYaHttx26K6TmCVqzXgZJcmIplk/+CUhq4sQt+17qG+tpieZePJ8KA ECDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760728067; x=1761332867; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=H/3BQdd3vn0d3oIHDdjobMfykMV90YiIp5S1jVARxr8=; b=Xc2lS8897/r6PWWeZy4tdcVUKgg7GEpyAsy9vxvzhgeM53DdsFFICypwYramvsAN9J V9MWVSDtugPVt2CvO0TNwUuJdPOfSJEW2hTYzQSNm1VMma1eHAsRjOjz16nWgfdyAth+ /eI+anrzrhEQot+foIdpIJ1Jk6fPccvK6kypx32+P/sqBtRfk083zNA55PwOpMFh/YGi qjx4SZa9C+KVxV+FlVC2BQxTgpjo9obJBBjs/W3RERsD/6wp2SL4dYO/VIqWIlarA9oD 9Kxjc6yukjXyGmXiMspc9fGW8ACC6ka8eyQCrs3bTbhNQbaMeBeIHRC0LGqRzME6fq+4 YoDQ== X-Forwarded-Encrypted: i=1; AJvYcCWtA8u8Vg++gcA2QyCBvGSwc1k5cq2m6BLD7mWhGx0zOX7y/ENOVBCh0R+m0Wrv/as4WWqrHEtx9tsFTt8=@vger.kernel.org X-Gm-Message-State: AOJu0YyytTEVj5SArEF8nQtUntC7BY1bYr71ZXa6q36vtoXzQdveH7y7 GNIMGB9AOmvsl3VXXM/eXa8JorvlCcV1orzLJrz7VJMlU2bUy7k0ibjcnUfVPmNaYH8= X-Gm-Gg: ASbGncshdHcfcgCwGWgKWc8blSTi3yb6fsXDyYkDt4NwOO767TG1zvj50WuFcWtEWuJ lVv4kywx2WuRMpT2wliGJw9WLiXzdQ2fWvZfxWcRbvRCeaol/uvzeXji25kEH8FqWURcdwvJiVM ye/HC3vX+Y6kkuTaMMlMrQCkNCyNr2Gh2la9GlMsFv2o6vTM2edu4JLF6J3SzSH4TH18U4G236L EN4c+zknEsUkPLMPiCQ8qmyhnZ5LPuorUrIqylw3NUgBHkETaB8p42P3XzzIKYU8sZADBJECUUd Vo/TatmjcuUBj/qJCBeorJdmjNDZ7Mm/d7nHwhCsAjuJnyMI9iFgXCttflnjborNptaGgOgI/JY WSOeLtjDt1hRa7GXrvFnISU0r1QD1JaUboIqAGaStnhoFlDzHXPBca22/jsamhhny8XzOiuJgyA JzWDPehWWy2T+rDMO7bjqGunwsLK8+EvNzuLwCkIPoAToiat27+olS2Q== X-Google-Smtp-Source: AGHT+IHRtsRSfhWCT9BQG3DcVkrpn6NA7ODycaChUBpFYwB1ZdnsTh8SKsqwMx76IAkXTipom5mlHA== X-Received: by 2002:a05:6e02:148d:b0:430:b167:3604 with SMTP id e9e14a558f8ab-430c5209bafmr76757915ab.4.1760728067217; Fri, 17 Oct 2025 12:07:47 -0700 (PDT) Received: from zippy.localdomain (c-75-72-117-212.hsd1.mn.comcast.net. [75.72.117.212]) by smtp.gmail.com with ESMTPSA id 8926c6da1cb9f-5a8a9768b98sm153462173.46.2025.10.17.12.07.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Oct 2025 12:07:46 -0700 (PDT) From: Alex Elder To: vkoul@kernel.org, kishon@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: ziyao@disroot.org, dlan@gentoo.org, guodong@riscstar.com, devicetree@vger.kernel.org, linux-phy@lists.infradead.org, spacemit@lists.linux.dev, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 2/7] dt-bindings: phy: spacemit: introduce PCIe PHY Date: Fri, 17 Oct 2025 14:07:34 -0500 Message-ID: <20251017190740.306780-3-elder@riscstar.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20251017190740.306780-1-elder@riscstar.com> References: <20251017190740.306780-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the Device Tree binding for two PCIe PHYs present on the SpacemiT K1 SoC. These PHYs are dependent on a separate combo PHY, which determines at probe time the calibration values used by the PCIe-only PHYs. Reviewed-by: Rob Herring (Arm) Signed-off-by: Alex Elder --- v3: - Added Reviewed-by from Rob Herring - A "phy" reset is now required .../bindings/phy/spacemit,k1-pcie-phy.yaml | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/spacemit,k1-pcie-= phy.yaml diff --git a/Documentation/devicetree/bindings/phy/spacemit,k1-pcie-phy.yam= l b/Documentation/devicetree/bindings/phy/spacemit,k1-pcie-phy.yaml new file mode 100644 index 0000000000000..019b28349be75 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/spacemit,k1-pcie-phy.yaml @@ -0,0 +1,71 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/spacemit,k1-pcie-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SpacemiT K1 PCIe PHY + +maintainers: + - Alex Elder + +description: > + Two PHYs on the SpacemiT K1 SoC used for only for PCIe. These + PHYs must be configured using calibration values that are + determined by a third "combo PHY". The combo PHY determines + these calibration values during probe so they can be used for + the two PCIe-only PHYs. + + The PHY uses an external oscillator as a reference clock. During + normal operation, the PCIe host driver is responsible for ensuring + all other clocks needed by a PHY are enabled, and all resets + affecting the PHY are deasserted. + +properties: + compatible: + const: spacemit,k1-pcie-phy + + reg: + items: + - description: PHY control registers + + clocks: + items: + - description: External oscillator used by the PHY PLL + + clock-names: + const: refclk + + resets: + items: + - description: PHY reset; remains deasserted after initialization + + reset-names: + const: phy + + "#phy-cells": + const: 0 + +required: + - compatible + - reg + - clocks + - clock-names + - resets + - reset-names + - "#phy-cells" + +additionalProperties: false + +examples: + - | + #include + phy@c0c10000 { + compatible =3D "spacemit,k1-pcie-phy"; + reg =3D <0xc0c10000 0x1000>; + clocks =3D <&vctcxo_24m>; + clock-names =3D "refclk"; + resets =3D <&syscon_apmu RESET_PCIE1_GLOBAL>; + reset-names =3D "phy"; + #phy-cells =3D <0>; + }; --=20 2.48.1