From nobody Mon Feb 9 14:01:28 2026 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AA4B02641C6 for ; Thu, 16 Oct 2025 20:25:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646350; cv=none; b=LUqwDovm9tqrAdhIUzS1yjVY1V8h7WVS3k5U/SBLF/QoKKkenANM1xjJsujtYVWHgwcxC+NzrV3g5ev8gtvh48ct63YFE2wXjuUGYy/uphkucrLOM+3zYb2eSTXESLUl4Oqn06UDZ9q4bJ59jyLJkyYVQctOhimEijM/iDWdVcM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646350; c=relaxed/simple; bh=4MorCO59o4ngT3WTImAyOmAQefEGE/Yx7a5tOnd1kGk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jtmS9pZhxleCTlEeY7h4Mw61pmfC7ZAqoaIhWUDFud/TNil85s/VMmchFCTY2LjyRiG3Q1Hr0UDKiO13FQrSFXcUJ4Z9yGXxcCcx+qDc8ulBCrYa7vDwGJY5XVGBPVUXYSYaJ7K7jcE8Gy76fL52cdflz0Tw02owU+vcxwXHxrc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CrTqTzKU; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CrTqTzKU" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-28a5b8b12a1so12225925ad.0 for ; Thu, 16 Oct 2025 13:25:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760646348; x=1761251148; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HoRC8rzlOUghjW1nZB0Ysh1s7K2vI38CKjf2YVLdEpk=; b=CrTqTzKUqyrRvB90hUC5edlQS9trliF9EWavaGIkxezk7tnM8Ot5Nm+7ZzNw4nrJmE 0WXt+nnvWW5EmM2OjjFF156X8qj0+FKEoJcCjM+yCbzz8wJKkE7dBsMQ/1Pp8HvTFcur +j4Ypq6pWan/CeInJamcXuFuI0nhwSLHzlRr0nZOz3ucZej3Bh3hdKCuyp4pwVwa7UKI x2MlLGKOeFp9iqWLkapqUhSGt2aG2k7PybQOt27+JlBVnHXGzzDzliJoicbLDZMXtF0B 7n1niCa2aAUca+axeBP+lYq8O4GOAYFOKcq1WullApg42ZbVGuoMnhGnC9677rXKI5Hz MdXg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760646348; x=1761251148; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HoRC8rzlOUghjW1nZB0Ysh1s7K2vI38CKjf2YVLdEpk=; b=qcJ/JIBHvP99ALr8scz/TrID/jPoeVIWWpdJp6owqOaz/0ucjy96dJo2wNXIMXYGYW rDiBvzc67/6YBZOLyn/9VxA57bHtOQCLm2kgmxrrED4cii9FJM0GtpItqCpRPZxnbZq7 LXx634MdEFtxG8RtGCRjTLpqYyiNFqbyQqoEnuQR6laMINOk4MWYg25OyLktqGYX/ipT CdveqHqXvSaCQ+rk0n+fqgrwZVKitm0XIW6LJxIcFNzFKYWsrHa7Et/iuDZgowN1SmV7 Vt+G0ljM9duZmc38CGdNum/Co0vFEOUJf0j0EayW7XXu2inzxKJ9pGgM0mba2SnwR3up FP/A== X-Forwarded-Encrypted: i=1; AJvYcCVcaHjXIadZvwdva0enOLJ4+rg9agRIeSpHFqGs/Yv1OiPWK3LHbtN9P9InmhYiw5DOkdVUWkqj51GaLgo=@vger.kernel.org X-Gm-Message-State: AOJu0YyqGa8EqA2rCnZWZtyi1MT6/qcmcrQKjA1n9mAJrq2UBXqUCv3V gNadSZONcBqzudecDuN6enGHhZLLNPtYLMD2f5/UL9GSTUQRS+5STdKb X-Gm-Gg: ASbGncsa/8d0DeCvMnMDanfDcXxT7QX/kSdiLJaPQEO0k7krRJjcf690+TU4r78yp5Z ML5pnb0EHIxLkpYiX5/ATsxAm9xgtwtI/zpmydbjhOdUQx4Hn1CpUtBRlo3pv4Qeb1RYlTr85SZ eESvpkIDbbUohfEaR0hJmxpCokgns6knBr0hkhHQSMUwAunhkGhSQa6AmMZZ6Fsy6K7GNCklOm1 S9A5Q45DmCoQXpNdu0fbzsuFpktgSvabX26ZIDceYbszby5yaC+Jsk1vwU51sHR49ks/2Cm3yPk msIbgElwZCLD5SZJAmh5uKcS9pt14HTMB3im23gkeGwUdBDODHWADZ6OuF7Qfurhggs4P+ItBx1 szKKqz9s3OyFaNXIFGVIQyFiyx+R+DfcSHRghMjg16htlS3NbuQpcIrDdxPXNA7G+4kOjtSwiZB xfnWRQRYa6nSOp4xvl6ejvDeEymT1g7Y3V X-Google-Smtp-Source: AGHT+IGU3Gnxzp4j9ETrO7y+Ta4C1JD8pRmYX7qSuu7CWNXyZOpSTIP3EnNE2PmrlvN4UF+sZNpcIw== X-Received: by 2002:a17:902:f687:b0:290:79ac:a0c3 with SMTP id d9443c01a7336-290ca4f9a89mr15044565ad.23.1760646348049; Thu, 16 Oct 2025 13:25:48 -0700 (PDT) Received: from iku.. ([2401:4900:1c07:c7d3:a396:54ac:a48f:c314]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29099af9131sm39577735ad.103.2025.10.16.13.25.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Oct 2025 13:25:47 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 1/5] arm64: dts: renesas: r9a09g077: Add ETHSS node Date: Thu, 16 Oct 2025 21:21:25 +0100 Message-ID: <20251016202129.157614-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add an Ethernet Switch Subsystem (ETHSS) device node to the RZ/T2H (R9A09G077) SoC. The ETHSS IP block is responsible for handling MII pass-through or conversion to RMII/RGMII. Signed-off-by: Lad Prabhakar --- arch/arm64/boot/dts/renesas/r9a09g077.dtsi | 37 ++++++++++++++++++++++ 1 file changed, 37 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g077.dtsi index 0086f7953cdc..e397dd262c76 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi @@ -270,6 +270,43 @@ i2c2: i2c@81008000 { status =3D "disabled"; }; =20 + ethss: ethss@80110000 { + compatible =3D "renesas,r9a09g077-miic"; + reg =3D <0 0x80110000 0 0x10000>; + clocks =3D <&cpg CPG_CORE R9A09G077_ETCLKE>, + <&cpg CPG_CORE R9A09G077_ETCLKB>, + <&cpg CPG_CORE R9A09G077_ETCLKD>, + <&cpg CPG_MOD 403>; + clock-names =3D "mii_ref", "rgmii_ref", "rmii_ref", "hclk"; + resets =3D <&cpg 405>, <&cpg 406>; + reset-names =3D "rst", "crst"; + power-domains =3D <&cpg>; + status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + mii_conv0: mii-conv@0 { + reg =3D <0>; + status =3D "disabled"; + }; + + mii_conv1: mii-conv@1 { + reg =3D <1>; + status =3D "disabled"; + }; + + mii_conv2: mii-conv@2 { + reg =3D <2>; + status =3D "disabled"; + }; + + mii_conv3: mii-conv@3 { + reg =3D <3>; + status =3D "disabled"; + }; + }; + cpg: clock-controller@80280000 { compatible =3D "renesas,r9a09g077-cpg-mssr"; reg =3D <0 0x80280000 0 0x1000>, --=20 2.43.0 From nobody Mon Feb 9 14:01:28 2026 Received: from mail-pg1-f176.google.com (mail-pg1-f176.google.com [209.85.215.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2548C2DF139 for ; Thu, 16 Oct 2025 20:25:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646355; cv=none; b=U2kRuf13r4v0lvCIXEuib5EUVV/k1fXLUYiSndGrjmnLqH6PGPpLqpTvopTY2i9BzAOvd4cfMfSOM7jVqBi8SovD+1lhICosOxmrS88FL0UQkYsSfuDuUzwVmF5DoqjiXLzbFXSS1S6yrzkuff3gXy12c9KfnJQBiqiDqCzb6DM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646355; c=relaxed/simple; bh=KO/OF/yd4zXyKj31xoVGvcnH26x/3OY20T5UcmQHuto=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DcVYpXGp0QfQEOsTEiXoQci1kB5z6REE+w5HO5L3IBo8jKb5RjhSQcx3b810JKovBnYkIhdRhGfTQuEYSWOU3BTE4gg9ylHiqwljpjNvdxdzs5Z3k0V3tSAHvClr2VpPn6X/rXGD+OauKJsUAu6N6qAenvrmO1hSLSnDcFN5ZB8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jakqgNWY; arc=none smtp.client-ip=209.85.215.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jakqgNWY" Received: by mail-pg1-f176.google.com with SMTP id 41be03b00d2f7-b633b54d05dso830967a12.2 for ; Thu, 16 Oct 2025 13:25:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760646353; x=1761251153; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4wttzWlbBbcXOKu22uHo1yP0Fp3HmGcEmEwEO06P/KE=; b=jakqgNWYrtMjPhWDL2bcdj43jCYSmAk2FRYfGyjy6BxH+/RVvjwgZFaS+c4++LbZyW 4/+olxMjuFFTlMtHxvDfnIlqmSXRNHIaz8VDFk5XgiAhHHjRhJlV4TJPFJTjKvh0QcXt cHoCX50MQOysfLen7BdS/Zw0Fp8nJgUPiGGfl57e9sck32E3K7PPHaPt4ORhwfwUQFcj Mz9E2XFaP+OVyFSiVXLQSAkXn69r2k7hprGF4cGO+cA9ABgTo/mZpqQJ+1mgpo5SL4W8 m5Gp5Cl5i/Lb+1oaUlE2RRVhDaA+h3EF2ImGuRuNPOa3qpXusVWl7tjZsNaRqFnNLBC+ nyRg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760646353; x=1761251153; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4wttzWlbBbcXOKu22uHo1yP0Fp3HmGcEmEwEO06P/KE=; b=FMXyN4qxKAGgIH1ok9F21qmTeE1Jbb0Xvq8JbjxnpAQrlGyUi3RnN2a+AFusakNXlt XtOlauLYTZXjjpAkCvV0O+YJ6b9MVNpiEbBKNY9hVAUPaPvyF8/TG+KnNbyWex/Bj6v4 8ph+3MNEXAnrPYpa3F7C7QcKYBZ3km9HJ8Y/OjkV8XgWFE91787WYwBvMo/YlMgIh0T/ UhOG+iiVNkqwpte7FUFa5/NEGHmaxJ1M1pZcq9JnnivaSb1yo/B67xgtljd8+asXEOZY SsjI24Rn6cTkhtDFUZAfpug++tF2K3/EO7pIJJwR7rdTB5aiMFyYhRel3mYZUwWV/yre dgeg== X-Forwarded-Encrypted: i=1; AJvYcCUeTk9xkk9t7uVuLo0RJixNSwxQu1xCmghbHZm4t5E8cKY9pSSW/LdOFp+gsTz/Ndp/AmcrYLcjwz+6C0U=@vger.kernel.org X-Gm-Message-State: AOJu0YwOc+arBlQ9zFuYLP06gMOG2+iJBlPa/5M1xia0wMklk0/RcwIl QdvIp7b6b2BglTy1qhM2bhhQBGNZlYrxpIz4YBsMwY0niby8zIiW0xjz X-Gm-Gg: ASbGncvTt+LPZ4eLK/MrZSNLLFGO3A+aYan6pRq0/sdCFxt5c7vEpk6sgrsSSzlVc41 j8xeJbQh7slOsnclmC2ZZk6xFfbiLUmYEWBs8mzdk3FwQCMVTPW3ECna89DWKgg08M3BCChg7zc fB3ufK9QHLGhTh7ZZRERsMC6x07/pCIa9mpI8MCTzQLTvicFpo+56jtA4+6SOmRkvYFRELlew8W sX7IzaCjZv5ZIfFn+swxo7/UGoE0C7StVG1SE+6ocHHGBgAErhm+zujCPxXc2GYfPIrz1sqx4wH 6N4xIQ6lzo0peZgEQt0chX3lH8SCILGW/2yZR8LN+HlV4gEJVwAEhqk0rwrY98qsFpLh8Apri81 6b+VG40w4HeIQZYyCH+XpmgeDs5jMl6Pyik1Hzjaa/rETUTPYj50J6BwJlqyXYZXJN5WgWAovxO bXuiJvNvufEyFjClYR6KJs4Q== X-Google-Smtp-Source: AGHT+IEA2KqFqoK61jqqN2bdPvqxteC+UfFzMoBMorKHmALcj+3M/XVuPeuE+6pP40OhOBGgSdBthg== X-Received: by 2002:a17:902:e743:b0:269:8059:83ab with SMTP id d9443c01a7336-290cb27f849mr8850205ad.51.1760646353370; Thu, 16 Oct 2025 13:25:53 -0700 (PDT) Received: from iku.. ([2401:4900:1c07:c7d3:a396:54ac:a48f:c314]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29099af9131sm39577735ad.103.2025.10.16.13.25.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Oct 2025 13:25:52 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 2/5] arm64: dts: renesas: r9a09g087: Add ETHSS node Date: Thu, 16 Oct 2025 21:21:26 +0100 Message-ID: <20251016202129.157614-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add an Ethernet Switch Subsystem (ETHSS) device node to the RZ/N2H (R9A09G087) SoC. The ETHSS IP block is responsible for handling MII pass-through or conversion to RMII/RGMII. Signed-off-by: Lad Prabhakar --- arch/arm64/boot/dts/renesas/r9a09g087.dtsi | 37 ++++++++++++++++++++++ 1 file changed, 37 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g087.dtsi index 2d2db858f48f..882570622486 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g087.dtsi @@ -270,6 +270,43 @@ i2c2: i2c@81008000 { status =3D "disabled"; }; =20 + ethss: ethss@80110000 { + compatible =3D "renesas,r9a09g087-miic", "renesas,r9a09g077-miic"; + reg =3D <0 0x80110000 0 0x10000>; + clocks =3D <&cpg CPG_CORE R9A09G087_ETCLKE>, + <&cpg CPG_CORE R9A09G087_ETCLKB>, + <&cpg CPG_CORE R9A09G087_ETCLKD>, + <&cpg CPG_MOD 403>; + clock-names =3D "mii_ref", "rgmii_ref", "rmii_ref", "hclk"; + resets =3D <&cpg 405>, <&cpg 406>; + reset-names =3D "rst", "crst"; + power-domains =3D <&cpg>; + status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + mii_conv0: mii-conv@0 { + reg =3D <0>; + status =3D "disabled"; + }; + + mii_conv1: mii-conv@1 { + reg =3D <1>; + status =3D "disabled"; + }; + + mii_conv2: mii-conv@2 { + reg =3D <2>; + status =3D "disabled"; + }; + + mii_conv3: mii-conv@3 { + reg =3D <3>; + status =3D "disabled"; + }; + }; + cpg: clock-controller@80280000 { compatible =3D "renesas,r9a09g087-cpg-mssr"; reg =3D <0 0x80280000 0 0x1000>, --=20 2.43.0 From nobody Mon Feb 9 14:01:28 2026 Received: from mail-pl1-f178.google.com (mail-pl1-f178.google.com [209.85.214.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E53CF2DF3CC for ; Thu, 16 Oct 2025 20:25:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646361; cv=none; b=rgCuC0aqFGuyqPXlLxMUPrCzPIqvr0mQMrrAtpKs8+SlXZLW09J0KFBr7USgX140JG6cIsPV9HLZ7CwopPl56mgOmsjz9NoLm855eAGpyU8s427FLbgsrjJfQCEZxIH1cYjwEJmuRrRNjl15ERIVZnE0GoZexVsI6m4KcrYpJ9o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646361; c=relaxed/simple; bh=0lbKApLGJsv0AC5SvLZUWhz5LKrHZZBjMSka62s6Dls=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FRvtIS7UP23HGY0dtlYKSRP8ZtiRAh7Z0dhUju3wzJdT8tJB9gdRROLhETJ5qoCY4RxI4NUzDKRbuQrdvJkamNB9RSqsJWMYItjOKeEf2CYBYy1SuGJ2XftFGw0mpenG+Jn8zurIa7PsNrHmnl/LavfPRVyHEagvUcg7aF4tRQY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GAH/0Nru; arc=none smtp.client-ip=209.85.214.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GAH/0Nru" Received: by mail-pl1-f178.google.com with SMTP id d9443c01a7336-290d14e5c9aso3162455ad.3 for ; Thu, 16 Oct 2025 13:25:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760646359; x=1761251159; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=h76MnUi1nfJKqTd0c32BoYoR7lvvUentecme7rj0blk=; b=GAH/0NruhFHU3yD4hwu0ayZ3aU6gaH0OSPDR+Un8+F6upK65opF3WB2imnxjmZdNhh c1xJcgateM3ZTildj6d4oLCe/26LsowP35DZ/I6CAQNs6ZFlJ+kuFe5bwb2BwM5rhavl 7q3f9yPYxLADdWJsyMZ8nLIuJETyR3O60Qghzga6fkCUG46Amnuz/WxI9thSCf14X91q RT7oIL9NdrfAINs9HdHmA6wgKaPy8n7Yyhbv/k9vp/bDdC345oHa24C3j/Fo5Vs6AC62 fQCGQW2tHj+6JAnYhA6U5yARBakk4JTZarkV2i0VlurAyK9t6+hKPLkT3VyEgqCr0nP0 M3UA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760646359; x=1761251159; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=h76MnUi1nfJKqTd0c32BoYoR7lvvUentecme7rj0blk=; b=g3Ep6sxsLni7IxTs2HsSURM9pb1Yxx/301SRLFpWw0GOjdA97lQUeUm99Kg+eoSPsY Xcmi4VO0EpXJovdMi40pKJLj7v3y4TJ1X1LoJghRVqsahC8gk13ddl9lg26sm+2L1C5C CUJOjp6usEUhhxufi0c9LBOsQ2xLNUYBv3+wUoVSBt/x0FqyBVRTjgUEvVUHssEt95jD 7HN+spx15gNJSyod67YMVswOKtDQAeZTSw/CP1a2bf5K5bZ2QBw8bhiWp6+YhyeYo/dH 9hVkn7nansUe3du3HO7znt0MRJHBGctNnpLdI/sCIOUa3U8uQ0vABQJI0PH+Vz2LX8GV zKuA== X-Forwarded-Encrypted: i=1; AJvYcCUF1/W1sJC1h9/3p9Y4s19m4vClPBZy5/V0DbfjQucRrQre0IfQbXCuu5n5IHIFrLRZOeK1xrgAUOeyKZ8=@vger.kernel.org X-Gm-Message-State: AOJu0YzHrB0tL/s+Iz6AiZRwKCz89Jyjyywf72yJim5Q+75VQET5VGhX rerEiDWJJBsEQJCilPPdW6w1iZCHy3Zr0T4Gg3HVNODb5MC3KtZbIBKn X-Gm-Gg: ASbGncsMMJZe0N/gyzoTpbI1zVO3PFhlULhGwI4q7UXgpJ8LXTkjXaROKzXEfiD6OLZ R7Y7LlPHPTfRXn/yQWgUzl/8wOQoPJriyw1jU3R+M9/6khNCCskNueper8cfOijbxmu43vtJY2R a218JF+ZPatZiA76vn4VRcQyt/wVkgrXYojoWmm6VijwcNQm/IWixw1K5P4X2YViwP/+3DZDtzk tsR3a8ZEoPAHn1ozKkK6shbeIPRQNgcGEcrOBFJdfeBUxzK4x3AJXiWODicX/skrBVsqAD9ZWWB UZlP7gP/4rMNhSwsNzjF9+hycAHlCLbvwheZuMpQOOeLJ2gnYsPFYRtw7sellqgVs/u2GFkJGsl Blxyv1jtlfBhAp1TWC69ztRPNgRuEDAnk0IZDEOrBNmz5SzTq7NeBcoJs/UDzGKOYtHXMmDhFiM GF3/hGX1pjt44YslNKFBF1qw== X-Google-Smtp-Source: AGHT+IHDtd+NSss4a9qDIn4X2CdQqi+U3i+WR9383KxVPYAEVSmoSHv0M1qd1yw/TlEDcXz0xPUQzA== X-Received: by 2002:a17:902:ea01:b0:267:d2f9:2327 with SMTP id d9443c01a7336-290c9cf2d88mr16587815ad.27.1760646359072; Thu, 16 Oct 2025 13:25:59 -0700 (PDT) Received: from iku.. ([2401:4900:1c07:c7d3:a396:54ac:a48f:c314]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29099af9131sm39577735ad.103.2025.10.16.13.25.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Oct 2025 13:25:58 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 3/5] arm64: dts: renesas: r9a09g077: Add GMAC nodes Date: Thu, 16 Oct 2025 21:21:27 +0100 Message-ID: <20251016202129.157614-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add Ethernet MAC (GMAC) device nodes to the RZ/T2H (R9A09G077) SoC DTSI. The RZ/T2H integrates three GMAC interfaces based on the Synopsys DesignWare MAC (version 5.20). Signed-off-by: Lad Prabhakar --- arch/arm64/boot/dts/renesas/r9a09g077.dtsi | 445 +++++++++++++++++++++ 1 file changed, 445 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g077.dtsi index e397dd262c76..62499dca45ec 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi @@ -270,6 +270,444 @@ i2c2: i2c@81008000 { status =3D "disabled"; }; =20 + gmac0: ethernet@80100000 { + compatible =3D "renesas,r9a09g077-gbeth", "snps,dwmac-5.20"; + reg =3D <0 0x80100000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 400>, + <&cpg CPG_CORE R9A09G077_CLK_PCLKH>, + <&cpg CPG_CORE R9A09G077_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 400>, <&cpg 401>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup0>; + snps,mtl-tx-config =3D <&mtl_tx_setup0>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio0: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup0: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup0: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + + gmac1: ethernet@92000000 { + compatible =3D "renesas,r9a09g077-gbeth", "snps,dwmac-5.20"; + reg =3D <0 0x92000000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 416>, + <&cpg CPG_CORE R9A09G077_CLK_PCLKAH>, + <&cpg CPG_CORE R9A09G077_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 416>, <&cpg 417>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup1>; + snps,mtl-tx-config =3D <&mtl_tx_setup1>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio1: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup1: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup1: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + + gmac2: ethernet@92010000 { + compatible =3D "renesas,r9a09g077-gbeth", "snps,dwmac-5.20"; + reg =3D <0 0x92010000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 417>, + <&cpg CPG_CORE R9A09G077_CLK_PCLKAH>, + <&cpg CPG_CORE R9A09G077_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 418>, <&cpg 419>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup2>; + snps,mtl-tx-config =3D <&mtl_tx_setup2>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio2: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup2: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup2: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + ethss: ethss@80110000 { compatible =3D "renesas,r9a09g077-miic"; reg =3D <0 0x80110000 0 0x10000>; @@ -429,6 +867,13 @@ sdhi1_vqmmc: vqmmc-regulator { }; }; =20 + stmmac_axi_setup: stmmac-axi-config { + snps,lpi_en; + snps,wr_osr_lmt =3D <0xf>; + snps,rd_osr_lmt =3D <0xf>; + snps,blen =3D <16 8 4 0 0 0 0>; + }; + timer { compatible =3D "arm,armv8-timer"; interrupts =3D , --=20 2.43.0 From nobody Mon Feb 9 14:01:28 2026 Received: from mail-pl1-f182.google.com (mail-pl1-f182.google.com [209.85.214.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC23E2DF15A for ; Thu, 16 Oct 2025 20:26:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646366; cv=none; b=AKyZtQ3PW2Bq1m3Ma3HZhEZF03IOkT6wCd3ksiqTMMHRnUSShPWA9+fiJgr2OQkKrD+bb6caGN+rHjNgZEhk/givMmEwRUDaxNvuO9Zs9b5bRVpmfnvLUN00D6XOJ7NAL+Q3KOzAMgHRZs73fefKMoIgabQ78N2Gp4s2uywv1RQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646366; c=relaxed/simple; bh=blukffs3PEjdMDkOjtWNNyst69kGeFtVJ5IXmWODKlA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=F7zaaAppzaNsCcoMrfxcWlcaHiTZeR9n5NOv5oxG79MiGbwn/sakkuUNcf5o1akvlURYR0EH62JoBL5N5D/IYCqVbPTxX0i9r/gTyAaVbPGATYUvXo/pP4ZWk5vgyqdWcO1KR0i11mW5V1jjPib788bUThOZZvBvtb12Jb6vYCM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fXXHMa4G; arc=none smtp.client-ip=209.85.214.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fXXHMa4G" Received: by mail-pl1-f182.google.com with SMTP id d9443c01a7336-290cd62acc3so4068115ad.2 for ; Thu, 16 Oct 2025 13:26:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760646364; x=1761251164; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CVXyTW0fp2Mu9ubWrDhAkDdslHX77ctIs4Eeauu0GUM=; b=fXXHMa4GRy/ovVV26eEpysVNG8eb6t0f2oqTGotkArJEc1lnaVuxzkgn5Xu0W5Izjl 6atD9dHWn1Jrhx+r0i2Ej6vXNpmdFIY+tUAeWlJZTk/ir/HsZOblxErUnDvpKv+gJyD5 XcWL4YFJRPzpVXhjBdwLiB2xgliTCr1N5Ke5q3wdA8mX3OtxpLJDypCP+/UhvVVxfUwH 7M55bNltMpQQKffui40180j0KyZoC5Na0t63LZLLH/31xulHLMwaxsV5BQKXCmXH30W6 sOEpTUDsj4YCmKZWV5GTcm8gojMmK06vDCVE55jkWz/nVsLzgu9FKjekIYfXbdipS2t8 Xgjg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760646364; x=1761251164; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CVXyTW0fp2Mu9ubWrDhAkDdslHX77ctIs4Eeauu0GUM=; b=dFGMSIAfRX3HOfnobLvE0Qv0kN6WQ6Tixmfs3LlHOOjGDhA5HyWufJ6fT65I6+ECrG 4P2FAZmlAKuRMzFfjGp9jqTvuDoQHk7MS8y0Sqg2t8Jq+2CeGUdS24I7XdNDqf4MC8K7 12NrXCAbDeTWx7GZAAya+w0VuwhcYGXJcf865XAvHTwlsInqkYC6hKcgaZU/jXqpjqGL JjGoAxBN8bH7Zd70nIWcQAOC9h63fQJt0umuu0vSFYFcXslcNODUXX4oW0QgoWJlwfO7 xT4VqTVMUCQ/fx8+znRQfBoDIFz4esEp+qSQtdQ5tvaNJrpMlzrD82aGfx5JJrQ2EzPE rPew== X-Forwarded-Encrypted: i=1; AJvYcCWTfXnGvgi5D0RFteAsWnKBo3q6mZ9nnAPsFxeTADHoAdf0sk+cHmESZfExOeynWJ/ToxZyHaT9qHD7C/M=@vger.kernel.org X-Gm-Message-State: AOJu0YzH1WMhfP19MrJg1cT+a38Lf/HtTixXVKlXh4j+1QXbrYHKwDhK YlDG+BE79bZjyIpY2rV+oDmqIQQCmL3ERI/YMtUe+zEfAxFKn3dRTwap X-Gm-Gg: ASbGncuAEWaJzwpkyJVfcPZ0mO+jTYdY5dudp2aRFzkrNh1+Q5xncMLgV6bep0INiqx crzjHkZDqDPLhDYO3/cGKPVlC/pcfpAbLqsF5kBBSvbXmIOyxgvNtt1Z0Uq5deod2VLTDrghXRp 0BVHd9+S82gANXdvjqKOveOkklBOC9VNvIyJEzHK+5XI9SOWKW6M4Qtm7J8aWLLlpdbkDwVF/SD oAQjlKxDWcY/OdTB51vWDLS8k8WrvFza0cvjM0EIe7YqIk+a8OtucrTMvyHVxe7bBCFQGyDSaHx iUO11NSEg9pQBuTig5QsJ4sU04JDTsfRx5cmXwlBpFP78pqBMuHsijY0P80HLnx9yi7DWUo3k48 7DZMxOqwLQ3Vo6G+fz5al+lefHOyalYbItBKsbny66pfP34l/0WpiBTEzYDmvStGQFKvWmP3jEF FKgCdsgCvAfWH+Q0ljoW8JaFX+EGzNBpyQ X-Google-Smtp-Source: AGHT+IEyEt+z7bIWUVRV5f6bAgL2H6dKwwtlJ6MIFQwPJ73RjP4OwSH06A8pBK+5wRG4l0pZKpRmyQ== X-Received: by 2002:a17:903:2341:b0:290:cd9c:1229 with SMTP id d9443c01a7336-290cd9c12aemr10731655ad.19.1760646363884; Thu, 16 Oct 2025 13:26:03 -0700 (PDT) Received: from iku.. ([2401:4900:1c07:c7d3:a396:54ac:a48f:c314]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29099af9131sm39577735ad.103.2025.10.16.13.25.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Oct 2025 13:26:03 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 4/5] arm64: dts: renesas: r9a09g087: Add GMAC nodes Date: Thu, 16 Oct 2025 21:21:28 +0100 Message-ID: <20251016202129.157614-5-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add Ethernet MAC (GMAC) device nodes to the RZ/N2H (R9A09G087) SoC DTSI. The RZ/T2H integrates three GMAC interfaces based on the Synopsys DesignWare MAC (version 5.20). Signed-off-by: Lad Prabhakar --- arch/arm64/boot/dts/renesas/r9a09g087.dtsi | 448 +++++++++++++++++++++ 1 file changed, 448 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g087.dtsi index 882570622486..780927b0174d 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g087.dtsi @@ -270,6 +270,447 @@ i2c2: i2c@81008000 { status =3D "disabled"; }; =20 + gmac0: ethernet@80100000 { + compatible =3D "renesas,r9a09g087-gbeth", "renesas,r9a09g077-gbeth", + "snps,dwmac-5.20"; + reg =3D <0 0x80100000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 400>, + <&cpg CPG_CORE R9A09G087_CLK_PCLKH>, + <&cpg CPG_CORE R9A09G087_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 400>, <&cpg 401>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup0>; + snps,mtl-tx-config =3D <&mtl_tx_setup0>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio0: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup0: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup0: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + + gmac1: ethernet@92000000 { + compatible =3D "renesas,r9a09g087-gbeth", "renesas,r9a09g077-gbeth", + "snps,dwmac-5.20"; + reg =3D <0 0x92000000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 416>, + <&cpg CPG_CORE R9A09G087_CLK_PCLKAH>, + <&cpg CPG_CORE R9A09G087_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 416>, <&cpg 417>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup1>; + snps,mtl-tx-config =3D <&mtl_tx_setup1>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio1: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup1: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup1: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + + gmac2: ethernet@92010000 { + compatible =3D "renesas,r9a09g087-gbeth", "renesas,r9a09g077-gbeth", + "snps,dwmac-5.20"; + reg =3D <0 0x92010000 0 0x10000>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "macirq", "eth_wake_irq", "eth_lpi", + "rx-queue-0", "rx-queue-1", "rx-queue-2", + "rx-queue-3", "rx-queue-4", "rx-queue-5", + "rx-queue-6", "rx-queue-7", "tx-queue-0", + "tx-queue-1", "tx-queue-2", "tx-queue-3", + "tx-queue-4", "tx-queue-5", "tx-queue-6", + "tx-queue-7"; + clocks =3D <&cpg CPG_MOD 417>, + <&cpg CPG_CORE R9A09G087_CLK_PCLKAH>, + <&cpg CPG_CORE R9A09G087_ETCLKB>; + clock-names =3D "stmmaceth", "pclk", "tx"; + resets =3D <&cpg 418>, <&cpg 419>; + reset-names =3D "stmmaceth", "ahb"; + power-domains =3D <&cpg>; + snps,multicast-filter-bins =3D <256>; + snps,perfect-filter-entries =3D <32>; + rx-fifo-depth =3D <8192>; + tx-fifo-depth =3D <8192>; + snps,fixed-burst; + snps,no-pbl-x8; + snps,force_thresh_dma_mode; + snps,axi-config =3D <&stmmac_axi_setup>; + snps,mtl-rx-config =3D <&mtl_rx_setup2>; + snps,mtl-tx-config =3D <&mtl_tx_setup2>; + snps,txpbl =3D <16>; + snps,rxpbl =3D <16>; + status =3D "disabled"; + + mdio2: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + mtl_rx_setup2: rx-queues-config { + snps,rx-queues-to-use =3D <8>; + snps,rx-sched-sp; + + queue0 { + snps,dcb-algorithm; + snps,priority =3D <0x1>; + snps,map-to-dma-channel =3D <0>; + }; + + queue1 { + snps,dcb-algorithm; + snps,priority =3D <0x2>; + snps,map-to-dma-channel =3D <1>; + }; + + queue2 { + snps,dcb-algorithm; + snps,priority =3D <0x4>; + snps,map-to-dma-channel =3D <2>; + }; + + queue3 { + snps,dcb-algorithm; + snps,priority =3D <0x8>; + snps,map-to-dma-channel =3D <3>; + }; + + queue4 { + snps,dcb-algorithm; + snps,priority =3D <0x10>; + snps,map-to-dma-channel =3D <4>; + }; + + queue5 { + snps,dcb-algorithm; + snps,priority =3D <0x20>; + snps,map-to-dma-channel =3D <5>; + }; + + queue6 { + snps,dcb-algorithm; + snps,priority =3D <0x40>; + snps,map-to-dma-channel =3D <6>; + }; + + queue7 { + snps,dcb-algorithm; + snps,priority =3D <0x80>; + snps,map-to-dma-channel =3D <7>; + }; + }; + + mtl_tx_setup2: tx-queues-config { + snps,tx-queues-to-use =3D <8>; + + queue0 { + snps,dcb-algorithm; + }; + + queue1 { + snps,dcb-algorithm; + }; + + queue2 { + snps,dcb-algorithm; + }; + + queue3 { + snps,dcb-algorithm; + }; + + queue4 { + snps,dcb-algorithm; + }; + + queue5 { + snps,dcb-algorithm; + }; + + queue6 { + snps,dcb-algorithm; + }; + + queue7 { + snps,dcb-algorithm; + }; + }; + }; + ethss: ethss@80110000 { compatible =3D "renesas,r9a09g087-miic", "renesas,r9a09g077-miic"; reg =3D <0 0x80110000 0 0x10000>; @@ -429,6 +870,13 @@ sdhi1_vqmmc: vqmmc-regulator { }; }; =20 + stmmac_axi_setup: stmmac-axi-config { + snps,lpi_en; + snps,wr_osr_lmt =3D <0xf>; + snps,rd_osr_lmt =3D <0xf>; + snps,blen =3D <16 8 4 0 0 0 0>; + }; + timer { compatible =3D "arm,armv8-timer"; interrupts =3D , --=20 2.43.0 From nobody Mon Feb 9 14:01:28 2026 Received: from mail-pl1-f176.google.com (mail-pl1-f176.google.com [209.85.214.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7ED0D2E1C65 for ; Thu, 16 Oct 2025 20:26:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646371; cv=none; b=RwqRjHnBKS+InrvgvkGI8IRH2LzRpksDjoQOpoQf6O/2+CnwnKjZpj5VT30qDB5MKnSzkgNl79nFF4sVP9xhvDqchOXzRDf+sD5i6K8ru3eA2rUT+yj3I0mabgR6eRVhiJCewcZuwg40HD/pE3tMPbGjSqFhuzNJk5dV4ApoRYI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760646371; c=relaxed/simple; bh=Fo+bdU1dVeyqb2BUl+K8o8neBckzezLHGCzSd2tXk1Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=llAdACqnKkHaZT3DxHkY5FjcnwkyBJzvTipH00YRJJHrfbVlsV5WTDXXbYxXXcDuVrnf1KoY4zJoBX5CdJN3WUdG1jgqDLZ+UF1AsvkWBOx8MraF1cfsAAslDESqQgj0Bjd+4ZjbHAUlVXsQsJfw6eJGjpPnJcVtGFw9/qRzgpY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=TUoZyY6B; arc=none smtp.client-ip=209.85.214.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="TUoZyY6B" Received: by mail-pl1-f176.google.com with SMTP id d9443c01a7336-28e8c5d64d8so12908895ad.1 for ; Thu, 16 Oct 2025 13:26:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760646369; x=1761251169; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=EKuSjVWx5lKmXiVPYHPTCVqm1DH3rmwfiQ4vGnxbaqI=; b=TUoZyY6B+lNYxi0fdSGIdRFnT+uEiem6Z1l8+xaQNVgz4N+4BTV5jOt8EiK2BBNTDF t1Ga8KNrVejWo9kw2m98Hel711CKzuqxCrV2WUdD59ovVth0oU85nZ8Ru+VICBuRXQ00 WEiTXalmS0gzntsqt/n3nerBLnPerHybjRiznk2uHO9hv33MmTBv6vKTOnpochf9KPbG KIP9gf3UvY6of3lUfziRhkQyLt14OLOr8IWEWIlVYJlh1l5WM9IjXMZOXNoPXfnBRvKV xfs7pF4O6OApKw/K7G7525zAcPxfPEjsOIZHo4PbUi8Il/gs8o9Jw7eLdw9BIhYiZO7Q O3/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760646369; x=1761251169; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=EKuSjVWx5lKmXiVPYHPTCVqm1DH3rmwfiQ4vGnxbaqI=; b=Oz4VqJkFkwRq3DmoS+ypqtAPGzLn8RyTL5tNp1Pwlet8DKpD0HQO+uFYO2yDjb4jc+ Hcbtkj2tlccMt0qEjYJyvpogADqK8avE62Gno+3Z1mEtJDU6pRcl1rfmTRTGfCBLravG 9f4ssiU6YRDNF6WNJCaTTI0wAwAEOvtZqFBqmh6qrqrtAEd6OleH9KRD5YfHvnkVWLQQ NHhAYizAQkTD6x0D0KfGlRkR1CVuKOBh0gz3dpJeaJIW5fo79jd8UW5iJx7kKiBrNfkg pUi9DrD6IW14eVUoa8pWTqiviCFZSh962m2FXh+nSY6GgPk+uxAE8hMjYybaefwkc+S0 vq9w== X-Forwarded-Encrypted: i=1; AJvYcCVjKIyv027KtAVMZGvdTxw3mnK7OdYEX4pAJ+l4OKWD5X0oj88CPlzD8qgMn0yMgz2bjlE9q5o2G5X3yI8=@vger.kernel.org X-Gm-Message-State: AOJu0YxufnkTPXOAowyuZrXemTy7OiZnv5XjpLD9qcbU+JsP4lFB5OKm FaNOi3EkYXDNJWYwthuPYWeCVHCW9sOvXNf2Jn0JZqfDuZ+KMHJ+FVYp X-Gm-Gg: ASbGnctDz2AGWdUTAparZZW1kqSkqRohxsdd4hBmotoACQzRxES06jd++s04GFqiDqB UCOEV7BdbAfRejLLqPtN+TcN4pHyXSwYgeNWIhc8sektD6UraOeFayr+0jssTR7dL/yWaBm2+T8 IlZKNihK3qqztF9zMy7ZMVdfHZKTvzuBJZc8ME7dkCFIao4fnRi4CQDAp76hd8H5FbMYgWH3bls cZwTQYph25mrEuzyJYNUtC6fUtUjZBI05an/3rMRztwnjUVo7zf2kr1f0mkDPJmk5wBv1tSynyd NAy5REIxpNrD7eq9ZZg4o6haBYPf7JZeZWK5XqIWWUgk3s02Plusuk9b9S9YKhxx7QirP/Diz5Y RF2Gynwa3KOC9Kcg3yzrQdKqmg+n6wi4Zq85764eNXdPklJfAYlxf4HV4l5c5gRjZDKJ8w+jnlZ 1n/W+Gi6SvaYfQIBo87vTCJT36sxrpXydg X-Google-Smtp-Source: AGHT+IEW+62t32NMMwqWGoeiRSKyoX4yqFRWi7IvnEMbe7AbSYqLbgdhIhZbZSdAolJjJhVcLpgxbw== X-Received: by 2002:a17:903:8c7:b0:26b:3aab:f6bf with SMTP id d9443c01a7336-290cc2f83fcmr13856465ad.42.1760646368712; Thu, 16 Oct 2025 13:26:08 -0700 (PDT) Received: from iku.. ([2401:4900:1c07:c7d3:a396:54ac:a48f:c314]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29099af9131sm39577735ad.103.2025.10.16.13.26.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Oct 2025 13:26:08 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 5/5] arm64: dts: renesas: rzt2h-n2h-evk: Enable Ethernet support Date: Thu, 16 Oct 2025 21:21:29 +0100 Message-ID: <20251016202129.157614-6-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20251016202129.157614-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Enable Ethernet support on the RZ/T2H and RZ/N2H EVKs. Configure the MIIC converter in mode 0x6: Port 0 <-> ETHSW Port 0 Port 1 <-> ETHSW Port 1 Port 2 <-> GMAC2 Port 3 <-> GMAC1 Enable the ETHSS, GMAC1 and GMAC2 nodes. ETHSW support will be added once the switch driver is available. Configure the MIIC converters to map ports according to the selected switching mode, with converters 0 and 1 mapped to switch ports and converters 2 and 3 mapped to GMAC ports. Signed-off-by: Lad Prabhakar --- .../dts/renesas/r9a09g077m44-rzt2h-evk.dts | 70 ++++++++++++++ .../dts/renesas/r9a09g087m44-rzn2h-evk.dts | 79 ++++++++++++++++ .../dts/renesas/rzt2h-n2h-evk-common.dtsi | 94 +++++++++++++++++++ 3 files changed, 243 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts b/arch/= arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts index 2bf867273ad0..7a9b5beeafa1 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g077m44-rzt2h-evk.dts @@ -149,7 +149,77 @@ &i2c1 { status =3D "okay"; }; =20 +&phy2 { + /* + * PHY2 Reset Configuration: + * + * SW6[1] =3D OFF; SW6[2] =3D ON; SW6[3] =3D OFF; + * P17_5 is used as GMAC_RESETOUT2# + */ + reset-gpios =3D <&pinctrl RZT2H_GPIO(17, 5) GPIO_ACTIVE_LOW>; +}; + +&phy3 { + reset-gpios =3D <&pinctrl RZT2H_GPIO(32, 3) GPIO_ACTIVE_LOW>; +}; + &pinctrl { + /* + * ETH2 Pin Configuration: + * + * SW2[6] =3D OFF: MDC and MDIO of Ethernet port 2 are connected to GMAC2 + * SW2[7] =3D ON: Pins P29_1-P29_7, P30_0-P30_4, and P31_2-P31_5 are use= d for Ethernet port 2 + */ + eth2_pins: eth2-pins { + pinmux =3D , /* ETH2_TXCLK */ + , /* ETH2_TXD[0] */ + , /* ETH2_TXD[1] */ + , /* ETH2_TXD[2] */ + , /* ETH2_TXD[3] */ + , /* ETH2_TXEN */ + , /* ETH2_RXCLK */ + , /* ETH2_RXD[0] */ + , /* ETH2_RXD[1] */ + , /* ETH2_RXD[2] */ + , /* ETH2_RXD[3] */ + , /* ETH2_RXDV */ + , /* ETH2_TXER */ + , /* ETH2_RXER */ + , /* ETH2_CRS */ + , /* ETH2_COL */ + , /* ETH2_MDC */ + , /* ETH2_MDIO */ + ; /* ETH2_REFCLK */ + }; + + /* + * ETH3 Pin Configuration: + * + * SW2[8] =3D ON, P27_2, P33_2-P33_7, P34_0-P34_5, P34_7 and P35_0-P35_5 + * are used for Ethernet port 3 + */ + eth3_pins: eth3-pins { + pinmux =3D , /* ETH3_TXCLK */ + , /* ETH3_TXD[0] */ + , /* ETH3_TXD[1] */ + , /* ETH3_TXD[2] */ + , /* ETH3_TXD[3] */ + , /* ETH3_TXEN */ + , /* ETH3_RXCLK */ + , /* ETH3_RXD[0] */ + , /* ETH3_RXD[1] */ + , /* ETH3_RXD[2] */ + , /* ETH3_RXD[3] */ + , /* ETH3_RXDV */ + , /* ETH3_TXER */ + , /* ETH3_RXER */ + , /* ETH3_CRS */ + , /* ETH3_COL */ + , /* ETH3_MDC */ + , /* ETH3_MDIO */ + ; /* ETH3_REFCLK */ + }; + /* * I2C0 Pin Configuration: * ------------------------ diff --git a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts b/arch/= arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts index 084b3a0c8052..cd88f494756e 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts +++ b/arch/arm64/boot/dts/renesas/r9a09g087m44-rzn2h-evk.dts @@ -186,7 +186,86 @@ &i2c1 { status =3D "okay"; }; =20 +&phy2 { + /* + * PHY2 Reset Configuration: + * + * DSW8[1] =3D ON; DSW8[2] =3D OFF + * DSW12[7] =3D OFF; DSW12[8] =3D ON + * P03_1 is used as GMAC_RESETOUT2# + */ + reset-gpios =3D <&pinctrl RZT2H_GPIO(3, 1) GPIO_ACTIVE_LOW>; +}; + +&phy3 { + /* + * PHY3 Reset Configuration: + * + * DSW12[5] =3D OFF; DSW12[6] =3D ON + * P03_2 is used as GMAC_RESETOUT3# + */ + reset-gpios =3D <&pinctrl RZT2H_GPIO(3, 2) GPIO_ACTIVE_LOW>; +}; + &pinctrl { + /* + * ETH2 Pin Configuration: + * + * DSW5[6] =3D OFF, P21_4-P21_5 are used for Ethernet port 2 + * DSW5[7] =3D ON, P29_1-P29_7, P30_0-P30_4, P30_7, P31_2, P31_4 + * and P31_5 are used for Ethernet port 2 + */ + eth2_pins: eth2-pins { + pinmux =3D , /* ETH2_TXCLK */ + , /* ETH2_TXD[0] */ + , /* ETH2_TXD[1] */ + , /* ETH2_TXD[2] */ + , /* ETH2_TXD[3] */ + , /* ETH2_TXEN */ + , /* ETH2_RXCLK */ + , /* ETH2_RXD[0] */ + , /* ETH2_RXD[1] */ + , /* ETH2_RXD[2] */ + , /* ETH2_RXD[3] */ + , /* ETH2_RXDV */ + , /* ETH2_TXER */ + , /* ETH2_RXER */ + , /* ETH2_CRS */ + , /* ETH2_COL */ + , /* ETH2_MDC */ + , /* ETH2_MDIO */ + ; /* ETH2_REFCLK */ + + }; + + /* + * ETH3 Pin Configuration: + * + * DSW5[8] =3D ON, P00_0-P00_2, P33_2-P33_7, P34_0-P34_6, are used for Et= hernet port 3 + * DSW12[1] =3D OFF;DSW12[2] =3D ON, P00_3 is used for Ethernet port 3 + */ + eth3_pins: eth3-pins { + pinmux =3D , /* ETH3_TXCLK */ + , /* ETH3_TXD[0] */ + , /* ETH3_TXD[1] */ + , /* ETH3_TXD[2] */ + , /* ETH3_TXD[3] */ + , /* ETH3_TXEN */ + , /* ETH3_RXCLK */ + , /* ETH3_RXD[0] */ + , /* ETH3_RXD[1] */ + , /* ETH3_RXD[2] */ + , /* ETH3_RXD[3] */ + , /* ETH3_RXDV */ + , /* ETH3_TXER */ + , /* ETH3_RXER */ + , /* ETH3_CRS */ + , /* ETH3_COL */ + , /* ETH3_MDC */ + , /* ETH3_MDIO */ + ; /* ETH3_REFCLK */ + }; + /* * I2C0 Pin Configuration: * ------------------------ diff --git a/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi b/arch/a= rm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi index 5c91002c99c4..9ca26725a3e9 100644 --- a/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi +++ b/arch/arm64/boot/dts/renesas/rzt2h-n2h-evk-common.dtsi @@ -7,10 +7,14 @@ =20 #include #include +#include +#include #include =20 / { aliases { + ethernet0 =3D &gmac1; + ethernet1 =3D &gmac2; i2c0 =3D &i2c0; i2c1 =3D &i2c1; mmc0 =3D &sdhi0; @@ -70,10 +74,34 @@ &ehci { status =3D "okay"; }; =20 +ðss { + status =3D "okay"; + + renesas,miic-switch-portin =3D ; +}; + &extal_clk { clock-frequency =3D <25000000>; }; =20 +&gmac1 { + pinctrl-0 =3D <ð3_pins>; + pinctrl-names =3D "default"; + phy-handle =3D <&phy3>; + phy-mode =3D "rgmii-id"; + pcs-handle =3D <&mii_conv3>; + status =3D "okay"; +}; + +&gmac2 { + pinctrl-0 =3D <ð2_pins>; + pinctrl-names =3D "default"; + phy-handle =3D <&phy2>; + phy-mode =3D "rgmii-id"; + pcs-handle =3D <&mii_conv2>; + status =3D "okay"; +}; + &hsusb { dr_mode =3D "otg"; status =3D "okay"; @@ -87,6 +115,72 @@ eeprom: eeprom@50 { }; }; =20 +&mdio1 { + phy3: ethernet-phy@3 { + compatible =3D "ethernet-phy-id0007.0772", "ethernet-phy-ieee802.3-c22"; + reg =3D <3>; + vsc8531,led-0-mode =3D ; + vsc8531,led-1-mode =3D ; + reset-assert-us =3D <2000>; + reset-deassert-us =3D <15000>; + txc-skew-psec =3D <2000>; + rxc-skew-psec =3D <0>; + rxdv-skew-psec =3D <0>; + txdv-skew-psec =3D <0>; + rxd0-skew-psec =3D <0>; + rxd1-skew-psec =3D <0>; + rxd2-skew-psec =3D <0>; + rxd3-skew-psec =3D <0>; + txd0-skew-psec =3D <0>; + txd1-skew-psec =3D <0>; + txd2-skew-psec =3D <0>; + txd3-skew-psec =3D <0>; + }; +}; + +&mdio2 { + phy2: ethernet-phy@2 { + compatible =3D "ethernet-phy-id0007.0772", "ethernet-phy-ieee802.3-c22"; + reg =3D <2>; + vsc8531,led-0-mode =3D ; + vsc8531,led-1-mode =3D ; + reset-assert-us =3D <2000>; + reset-deassert-us =3D <15000>; + txc-skew-psec =3D <2000>; + rxc-skew-psec =3D <0>; + rxdv-skew-psec =3D <0>; + txdv-skew-psec =3D <0>; + rxd0-skew-psec =3D <0>; + rxd1-skew-psec =3D <0>; + rxd2-skew-psec =3D <0>; + rxd3-skew-psec =3D <0>; + txd0-skew-psec =3D <0>; + txd1-skew-psec =3D <0>; + txd2-skew-psec =3D <0>; + txd3-skew-psec =3D <0>; + }; +}; + +&mii_conv0 { + renesas,miic-input =3D ; + status =3D "okay"; +}; + +&mii_conv1 { + renesas,miic-input =3D ; + status =3D "okay"; +}; + +&mii_conv2 { + renesas,miic-input =3D ; + status =3D "okay"; +}; + +&mii_conv3 { + renesas,miic-input =3D ; + status =3D "okay"; +}; + &ohci { dr_mode =3D "otg"; status =3D "okay"; --=20 2.43.0