From nobody Mon Feb 9 03:47:10 2026 Received: from mail-m49251.qiye.163.com (mail-m49251.qiye.163.com [45.254.49.251]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 23788339B2A; Thu, 16 Oct 2025 13:41:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=45.254.49.251 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760622116; cv=none; b=Sy1zVaAC4ZcT//IJ4R5x0x+rllSAb2ph9HtgNEY8I34cPpm60vccwvzbewX8HpUDvKhgIqikohZqbjiD+nd72IKZoMVuRJ5MyNA6/viTpdrNzas9RGHMjJ6Bbqwn7JvEcFDu4blMFd3u+99M8s3qxhyVdfvuzLjHeYHWw95goYc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760622116; c=relaxed/simple; bh=/tD2SrZkdDztlGnKpdt61sUtLG7HGExNANGUwBvMCSU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eoKMBZITWefI72XsPU9GDZ+jYmFz05ro62qc7DIcPlVhqsi6FDUE5tUOFw+RJzaeM5bqZ7r1Xs2Cy2K9yFnzZ3U/2epYQh9l4cvd2nWSkx7qrDUT+sMm8E1kD6qJZ7FCMk6MLhHeiaBEQVzpsCU9Bh5c+4CJuWXe2XZ2Nw/5LkM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com; spf=pass smtp.mailfrom=rock-chips.com; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b=I9vI8nQc; arc=none smtp.client-ip=45.254.49.251 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b="I9vI8nQc" Received: from xf.. (unknown [58.22.7.114]) by smtp.qiye.163.com (Hmail) with ESMTP id 26283fe38; Thu, 16 Oct 2025 21:41:47 +0800 (GMT+08:00) From: Finley Xiao To: heiko@sntech.de Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, ulf.hansson@linaro.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, finley.xiao@rock-chips.com, zhangqing@rock-chips.com, sugar.zhang@rock-chips.com, huangtao@rock-chips.com Subject: [PATCH v1 1/2] dt-bindings: power: rockchip: Add support for RV1126B Date: Thu, 16 Oct 2025 21:41:02 +0800 Message-ID: <20251016134103.294636-2-finley.xiao@rock-chips.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251016134103.294636-1-finley.xiao@rock-chips.com> References: <20251016134103.294636-1-finley.xiao@rock-chips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-HM-Tid: 0a99ed4159e403a9kunm0a0c6b9d28655 X-HM-MType: 1 X-HM-Spam-Status: e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly tZV1koWUFDSUNOT01LS0k3V1ktWUFJV1kPCRoVCBIfWUFZQklJHVYYGhpKGBpNT08ZSk1WFRQJFh oXVRMBExYaEhckFA4PWVdZGBILWUFZTkNVSUlVTFVKSk9ZV1kWGg8SFR0UWUFZT0tIVUpLSU9PT0 hVSktLVUpCS0tZBg++ DKIM-Signature: a=rsa-sha256; b=I9vI8nQczWQy3DP95bfgsPAay2QjLm0Psn+mKGGRSoFPjubpTPXz7RpluqFeD+iB3cZrzHn3IHvvujyor7k5geUxta5GJOU5pmtleOWqfJzRKefytNIWRZPvp7XafwH5YMJ4HTkZjDy7kynCGMG5AOOLm5u39v8k+nMSQCJjCok=; c=relaxed/relaxed; s=default; d=rock-chips.com; v=1; bh=nv98wqplN2+zIis/g/iKLtF3JuIQw/bcfzKqgmtzFSw=; h=date:mime-version:subject:message-id:from; Content-Type: text/plain; charset="utf-8" Add the compatible string and power domain IDs for RV1126B SoC. signed-off-by: Finley Xiao --- .../power/rockchip,power-controller.yaml | 2 ++ .../dt-bindings/power/rockchip,rv1126b-power.h | 17 +++++++++++++++++ 2 files changed, 19 insertions(+) create mode 100644 include/dt-bindings/power/rockchip,rv1126b-power.h diff --git a/Documentation/devicetree/bindings/power/rockchip,power-control= ler.yaml b/Documentation/devicetree/bindings/power/rockchip,power-controlle= r.yaml index a884e49c995f..f9db602de258 100644 --- a/Documentation/devicetree/bindings/power/rockchip,power-controller.yaml +++ b/Documentation/devicetree/bindings/power/rockchip,power-controller.yaml @@ -46,6 +46,7 @@ properties: - rockchip,rk3576-power-controller - rockchip,rk3588-power-controller - rockchip,rv1126-power-controller + - rockchip,rv1126b-power-controller =20 "#power-domain-cells": const: 1 @@ -126,6 +127,7 @@ $defs: "include/dt-bindings/power/rk3568-power.h" "include/dt-bindings/power/rk3588-power.h" "include/dt-bindings/power/rockchip,rv1126-power.h" + "include/dt-bindings/power/rockchip,rv1126b-power.h" =20 clocks: minItems: 1 diff --git a/include/dt-bindings/power/rockchip,rv1126b-power.h b/include/d= t-bindings/power/rockchip,rv1126b-power.h new file mode 100644 index 000000000000..0a418f16e4ea --- /dev/null +++ b/include/dt-bindings/power/rockchip,rv1126b-power.h @@ -0,0 +1,17 @@ +/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */ +/* + * Copyright (c) 2024 Rockchip Electronics Co., Ltd. + * Author: Finley Xiao + */ + +#ifndef __DT_BINDINGS_POWER_RV1126B_POWER_H__ +#define __DT_BINDINGS_POWER_RV1126B_POWER_H__ + +/* VD_NPU */ +#define RV1126B_PD_NPU 0 + +/* VD_LOGIC */ +#define RV1126B_PD_VDO 1 +#define RV1126B_PD_AISP 2 + +#endif --=20 2.43.0 From nobody Mon Feb 9 03:47:10 2026 Received: from mail-m1973173.qiye.163.com (mail-m1973173.qiye.163.com [220.197.31.73]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 77D1033A00E; Thu, 16 Oct 2025 13:41:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=220.197.31.73 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760622121; cv=none; b=SRxLxENrxpk3D78YiaEbY9VtMZXrvbT5cbhLV6H+PGDpsVvNybTXdlPQT/49YzrfTP58/Sd6+gcx+sY4u+uzyYZxBONVSMlqELyeYXSgt6KoAPA99wa6mZoiF/7/iPi91NEIDUEdg69jS/e+TGx/twRWJ8Y4oZoEUWGMJc9qhuA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760622121; c=relaxed/simple; bh=aR1eaDNIrPulkBL1DXPC20FxSUB27nGElMJ7szUod6E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=s+nBIFqWrp5P7VGzSifJ2uivwYJaCMEVijb5v06Qezmu/rPlIzu277G89aANurXAC9Te+p54BhMILY9ZVWvmRUO/epuW9BraZlPUCSmJLP06PXzZ7TS8gE4ZnE/KkSeANlC5ZLAlUj7RoZhxO8Eey6Z6vSyverRNV52XMJoVMU8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com; spf=pass smtp.mailfrom=rock-chips.com; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b=TbM0Hawm; arc=none smtp.client-ip=220.197.31.73 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b="TbM0Hawm" Received: from xf.. (unknown [58.22.7.114]) by smtp.qiye.163.com (Hmail) with ESMTP id 26283fe3a; Thu, 16 Oct 2025 21:41:48 +0800 (GMT+08:00) From: Finley Xiao To: heiko@sntech.de Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, ulf.hansson@linaro.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, finley.xiao@rock-chips.com, zhangqing@rock-chips.com, sugar.zhang@rock-chips.com, huangtao@rock-chips.com Subject: [PATCH v1 2/2] pmdomain: rockchip: Add support for RV1126B Date: Thu, 16 Oct 2025 21:41:03 +0800 Message-ID: <20251016134103.294636-3-finley.xiao@rock-chips.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251016134103.294636-1-finley.xiao@rock-chips.com> References: <20251016134103.294636-1-finley.xiao@rock-chips.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-HM-Tid: 0a99ed415f1503a9kunm0a0c6b9d2865e X-HM-MType: 1 X-HM-Spam-Status: e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly tZV1koWUFDSUNOT01LS0k3V1ktWUFJV1kPCRoVCBIfWUFZGU0ZSlZMH0sZQkhLGk8eQh5WFRQJFh oXVRMBExYaEhckFA4PWVdZGBILWUFZTkNVSUlVTFVKSk9ZV1kWGg8SFR0UWUFZT0tIVUpLSU9PT0 hVSktLVUpCS0tZBg++ DKIM-Signature: a=rsa-sha256; b=TbM0Hawm5HzQvXbp+O5LAOEpKQ+D84rvrZ+39BZ+GY4SfM1sMQWUELFfVF6Sblh+ihxiTzaxDWKTEQq5/BB+hGHv/x6kB6KQDqDPLlTrG8XAghhcIED031ObiBE2h9KQTrlIulc6wUzu7rSbDYsRtGT57mGFuNN6jeosKoDIqEA=; c=relaxed/relaxed; s=default; d=rock-chips.com; v=1; bh=DTh7gctk5AI3bDTEHZSUWiFdhA+fv7NuK/ICIUrV96g=; h=date:mime-version:subject:message-id:from; Content-Type: text/plain; charset="utf-8" Add configuration and power domains for RV1126 SoC. Signed-off-by: Finley Xiao Reviewed-by: Heiko Stuebner --- drivers/pmdomain/rockchip/pm-domains.c | 41 ++++++++++++++++++++++++++ 1 file changed, 41 insertions(+) diff --git a/drivers/pmdomain/rockchip/pm-domains.c b/drivers/pmdomain/rock= chip/pm-domains.c index 1955c6d453e4..49a01261d13d 100644 --- a/drivers/pmdomain/rockchip/pm-domains.c +++ b/drivers/pmdomain/rockchip/pm-domains.c @@ -25,6 +25,7 @@ #include #include #include +#include #include #include #include @@ -137,6 +138,20 @@ struct rockchip_pmu { .active_wakeup =3D wakeup, \ } =20 +#define DOMAIN_M_G(_name, pwr, status, req, idle, ack, g_mask, wakeup, kee= pon) \ +{ \ + .name =3D _name, \ + .pwr_w_mask =3D (pwr) << 16, \ + .pwr_mask =3D (pwr), \ + .status_mask =3D (status), \ + .req_w_mask =3D (req) << 16, \ + .req_mask =3D (req), \ + .idle_mask =3D (idle), \ + .ack_mask =3D (ack), \ + .clk_ungate_mask =3D (g_mask), \ + .active_wakeup =3D wakeup, \ +} + #define DOMAIN_M_G_SD(_name, pwr, status, req, idle, ack, g_mask, mem, wak= eup, keepon) \ { \ .name =3D _name, \ @@ -205,6 +220,9 @@ struct rockchip_pmu { #define DOMAIN_RV1126(name, pwr, req, idle, wakeup) \ DOMAIN_M(name, pwr, pwr, req, idle, idle, wakeup) =20 +#define DOMAIN_RV1126B(name, pwr, req, wakeup) \ + DOMAIN_M_G(name, pwr, pwr, req, req, req, req, wakeup, true) + #define DOMAIN_RK3288(name, pwr, status, req, wakeup) \ DOMAIN(name, pwr, status, req, req, (req) << 16, wakeup) =20 @@ -1104,6 +1122,13 @@ static const struct rockchip_domain_info rv1126_pm_d= omains[] =3D { [RV1126_PD_USB] =3D DOMAIN_RV1126("usb", BIT(9), BIT(15), BIT(15), fals= e), }; =20 +static const struct rockchip_domain_info rv1126b_pm_domains[] =3D { + /* name pwr req wakeup */ + [RV1126B_PD_NPU] =3D DOMAIN_RV1126B("npu", BIT(0), BIT(8), false), + [RV1126B_PD_VDO] =3D DOMAIN_RV1126B("vdo", BIT(1), BIT(9), false), + [RV1126B_PD_AISP] =3D DOMAIN_RV1126B("aisp", BIT(2), BIT(10), false), +}; + static const struct rockchip_domain_info rk3036_pm_domains[] =3D { [RK3036_PD_MSCH] =3D DOMAIN_RK3036("msch", BIT(14), BIT(23), BIT(30), tru= e), [RK3036_PD_CORE] =3D DOMAIN_RK3036("core", BIT(13), BIT(17), BIT(24), fal= se), @@ -1516,6 +1541,18 @@ static const struct rockchip_pmu_info rv1126_pmu =3D= { .domain_info =3D rv1126_pm_domains, }; =20 +static const struct rockchip_pmu_info rv1126b_pmu =3D { + .pwr_offset =3D 0x210, + .status_offset =3D 0x230, + .req_offset =3D 0x110, + .idle_offset =3D 0x128, + .ack_offset =3D 0x120, + .clk_ungate_offset =3D 0x140, + + .num_domains =3D ARRAY_SIZE(rv1126b_pm_domains), + .domain_info =3D rv1126b_pm_domains, +}; + static const struct of_device_id rockchip_pm_domain_dt_match[] =3D { { .compatible =3D "rockchip,px30-power-controller", @@ -1585,6 +1622,10 @@ static const struct of_device_id rockchip_pm_domain_= dt_match[] =3D { .compatible =3D "rockchip,rv1126-power-controller", .data =3D (void *)&rv1126_pmu, }, + { + .compatible =3D "rockchip,rv1126b-power-controller", + .data =3D (void *)&rv1126b_pmu, + }, { /* sentinel */ }, }; =20 --=20 2.43.0