From nobody Mon Feb 9 00:03:03 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 121FF305948 for ; Wed, 15 Oct 2025 19:44:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760557473; cv=none; b=IXQkH3Hbhtl9ZQkVnl5puMgy5qGSs/MondsHjhS/syqDPNbzKqmYqoI9zw4ODul0g4XjXDwK2wuxRhJrGlUjXgMxHWUQ9IaOIJcD/STyt9DH67VTcTH4vYn7ofhHEbYla3Z/wKScaq3/0Q5+yzKAGfYGeKT77qZY9x97ogBbz4w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760557473; c=relaxed/simple; bh=gdXtc2fH7Fyw0MfgnqxFQ0cKYBFkYfBr+/WJv43AoYU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=F11Mt2DkWMN8uSFlHPHLf8A1oiwXOiOFmzPY7sjqyF7Jul/slpLVJlO63ROr94ThG5cQoVdsqwRomr3lVxhoFzHD6egeHvSDVDJKfWyUdEEtDEbqJITNBpiFzQFueRbB+l4ZJ9ezFPZN7ecx8FFF489nCrQ+Bx2i/iagDkBimE8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kDKvYCoA; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kDKvYCoA" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-470ff9b5820so1899385e9.3 for ; Wed, 15 Oct 2025 12:44:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760557469; x=1761162269; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/aAseuQrGI9nO9oAcToUjoPa5MvV1yHsA/LNt97b5lY=; b=kDKvYCoAMMVInsFvZT2xyDCJR41q/nkbmLbL9sh9V2QLaEJepHNlJC9StH29/Ywt3r kNBiQNILolsS4EBTQTfO8T/l4h2ndD0gtMh68JKZJQL08rCOj0bCPGC2T797IpJxY38M MtYnSfHfzsFuc8HEbVgsvIHNczcSWFVOj7g8ZB42N+T8IoFylXFjGk0dG4t8Y44NAV6r Zxr2SqF6CjvlRdS041bRCBGnVUv89y2LWuBEUEjAhJrQnVL/U1L+QEbQ3VW6HWqB+NDC MFqvCaGp/0AEqcri6w3P2vl2OE0zzcbPj9D7ac12o2fkbtK3t5e60y2bhZInIc6RfIkf arXQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760557469; x=1761162269; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/aAseuQrGI9nO9oAcToUjoPa5MvV1yHsA/LNt97b5lY=; b=BvrKhJX+b2m/sC1/m4tJP6ETXKvMaV0iywyMzbz63qZvDybN49rbc9+UqpX1ykQZdG V4ghz9FoMZ1k3vCNWxwawIe5logaosK+Rcq1IsHB5bZavvxELbLIk3GOfHEcNiInu+ZP WT1ON/ehiA5bhGoXJ3eT2O761w0tGMHBNTfsP74Cxa60HJYjk3tSS7rT7GF5QNnr9T0a ob9oMSS72PeezjrKQxxE6XWS2nzXyqbgRuRY0N3Jr51Wv5mKh8EKGVVXw10fEAhXZh+i tiAeehNbS2NmVPqrRkkx4hus4iNwxlpGWm8zWcFr98aEvVlhaiKoO4A115bzaSCyo5WR 7TOA== X-Forwarded-Encrypted: i=1; AJvYcCX9gtqSqE1kK9rONmGj9XgAQDMbnMOQobclvWbZLBSBw5sOhqPKTzaB2wY+sEzCu1/5E3BKELbKFFyIdGM=@vger.kernel.org X-Gm-Message-State: AOJu0YzUXbRNNx8yoI1RskcKB8x659Agjk05+fwamh2pJwchx/SmpPsx FMerQmwDjhgtpbglpeWU2NO7veuoGr2qCrCEYoZG8CORDTKZb/a2jFhp X-Gm-Gg: ASbGncsafKnHZ9HdUFJuVJZgEszsbfbRfQRkp4LtgP6pdOc6SD1q8my8yXFul0Yk2+7 KQ9cY6m6dtqMDjE4j2yybR/OEirDvXZyDOwo4TN1Oi++7ltVpswKdme/wM00igNjDSHUGcPxCFk ngXj4k1xS9rEQ9EgMMKWsexzT2w2vInmK/ZO8Zi7QGEnUgaQl8A/7E5g6r7AduOuUZZsQLKfDA1 W27DrGv21dxc0BCgJTlrHp9WDUrAtnLG9hGotCzRmUxqZBD4oFiUulohkM4zUuH0AR+W7uDo9ZC zischCPPcnBMCf30Yh2WBJWxaRXj827E85AF4iuorJAbfeHVR7QVl+yZqoVOozcuJlBJAYYy1P3 iR8fta4mkcIpnROKCQipM+MSVlbDSswoLZ1VHC/eLFTyDaX2ZIjaudT5mx20c8OBVXW3Erym6OY 3a0bi68uzxy7Wp/ZiPZcCGByuk X-Google-Smtp-Source: AGHT+IEZ8RxK1XFMhwlV7jPIAmb/ZqIJRSoxrVrpH234m6Cwa0B6fUlYLvmmpRuxEeAw525/j/Lc9A== X-Received: by 2002:a05:6000:22c1:b0:3e6:270e:3f64 with SMTP id ffacd0b85a97d-426f51c15f0mr1702563f8f.8.1760557469235; Wed, 15 Oct 2025 12:44:29 -0700 (PDT) Received: from d25728c254ff.v.cablecom.net (84-74-0-139.dclient.hispeed.ch. [84.74.0.139]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-426ce5825aasm30291626f8f.14.2025.10.15.12.44.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Oct 2025 12:44:28 -0700 (PDT) From: Lothar Rubusch To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dinguyen@kernel.org, martin.petersen@oracle.com, pabeni@redhat.com, rostedt@goodmis.org, bhelgaas@google.com, l.rubusch@gmail.com Cc: arnd@arndb.de, matthew.gerlach@altera.com, tien.fong.chee@altera.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v6 02/11] ARM: dts: socfpga: add Enclustra base-board dtsi Date: Wed, 15 Oct 2025 19:44:07 +0000 Message-Id: <20251015194416.33502-3-l.rubusch@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20251015194416.33502-1-l.rubusch@gmail.com> References: <20251015194416.33502-1-l.rubusch@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add generic Enclustra base-board support for the Mercury+ PE1, the Mercury+ PE3 and the Mercury+ ST1 board. The carrier boards can be freely combined with the SoMs Mercury+ AA1, Mercury SA1 and Mercury+ SA2. Signed-off-by: Andreas Buerkler Signed-off-by: Lothar Rubusch --- .../socfpga_enclustra_mercury_pe1.dtsi | 33 +++++++++++ .../socfpga_enclustra_mercury_pe3.dtsi | 55 +++++++++++++++++++ .../socfpga_enclustra_mercury_st1.dtsi | 15 +++++ 3 files changed, 103 insertions(+) create mode 100644 arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercu= ry_pe1.dtsi create mode 100644 arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercu= ry_pe3.dtsi create mode 100644 arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercu= ry_st1.dtsi diff --git a/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_pe1.= dtsi b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_pe1.dtsi new file mode 100644 index 000000000000..abc4bfb7fccf --- /dev/null +++ b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_pe1.dtsi @@ -0,0 +1,33 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com + */ + +&i2c_encl { + status =3D "okay"; + + eeprom@57 { + status =3D "okay"; + compatible =3D "microchip,24c128"; + reg =3D <0x57>; + pagesize =3D <64>; + label =3D "user eeprom"; + address-width =3D <16>; + }; + + lm96080: temperature-sensor@2f { + status =3D "okay"; + compatible =3D "national,lm80"; + reg =3D <0x2f>; + }; + + si5338: clock-controller@70 { + compatible =3D "silabs,si5338"; + reg =3D <0x70>; + }; + +}; + +&i2c_encl_fpga { + status =3D "okay"; +}; diff --git a/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_pe3.= dtsi b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_pe3.dtsi new file mode 100644 index 000000000000..bc57b0680878 --- /dev/null +++ b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_pe3.dtsi @@ -0,0 +1,55 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com + */ + +&i2c_encl { + i2c-mux@74 { + status =3D "okay"; + compatible =3D "nxp,pca9547"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x74>; + + i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + + eeprom@56 { + status =3D "okay"; + compatible =3D "microchip,24c128"; + reg =3D <0x56>; + pagesize =3D <64>; + label =3D "user eeprom"; + address-width =3D <16>; + }; + + lm96080: temperature-sensor@2f { + status =3D "okay"; + compatible =3D "national,lm80"; + reg =3D <0x2f>; + }; + + pcal6416: gpio@20 { + status =3D "okay"; + compatible =3D "nxp,pcal6416"; + reg =3D <0x20>; + gpio-controller; + #gpio-cells =3D <2>; + }; + }; + }; +}; + +&i2c_encl_fpga { + status =3D "okay"; + + i2c-mux@75 { + status =3D "okay"; + compatible =3D "nxp,pca9547"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x75>; + }; +}; diff --git a/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_st1.= dtsi b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_st1.dtsi new file mode 100644 index 000000000000..4c00475f4303 --- /dev/null +++ b/arch/arm/boot/dts/intel/socfpga/socfpga_enclustra_mercury_st1.dtsi @@ -0,0 +1,15 @@ +// SPDX-License-Identifier: GPL-2.0+ OR MIT +/* + * Copyright (C) 2024 Enclustra GmbH - https://www.enclustra.com + */ + +&i2c_encl { + si5338: clock-controller@70 { + compatible =3D "silabs,si5338"; + reg =3D <0x70>; + }; +}; + +&i2c_encl_fpga { + status =3D "okay"; +}; --=20 2.39.5