From nobody Sun Feb 8 16:24:18 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 32D7F242D91 for ; Thu, 16 Oct 2025 05:49:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760593782; cv=none; b=C3/5fs1UgHeMEpbB+XUcPud+QTB6aNkSr+nOVdHIOcDT3ILE88YIGQhcKI+1ojmTpAwfoR9HI10bcRhDvvCsWQZ+dE1Da4gHmG2u98LqQXH5AMnMul0eU1rl0wkAQvB8Uz4V+znU7U7yzmGc4N0q3/vM85JtKxVMKLHL4WXosSE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760593782; c=relaxed/simple; bh=0cctjiu4mUm5N0O/l2W3akr4wwL/nWN7vsCpgeUxUnI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jWVW89nHKX20ik49QKwbuajMI+jWMRVFo86pmpGqF6LQIsCkAiUB0LVNTcGyWDnUeJfdLsI6JTghhl+J6ukum2ns1iFWoRhM98NtQqllRVFIlrohzQsVMtjGiR3mBZ0CHo3AVuaKSRtSampX+DQPldHlWCZDKHkaUs/bLMjtUZk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=m81feyo6; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="m81feyo6" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59FIcZKW003737 for ; Thu, 16 Oct 2025 05:49:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2qH6VhWxn/zSPj4QiRAg7fr+LOmrENATveDxzpql1NE=; b=m81feyo6I4wy14fa vDxIv6S4Kx70RenBoHStBcCrCVxZKgtkxkVgGE2XCfE1MR6hsh0837OTrpJqKz8A LzGvenBIslaUmCOcn4HLZNKdlm5tMSVua09F34ToSZVqlqfmetiBG/gMmzvsIz87 TXUVvRnnBH6c6bPVNRmbTVheienPYQCJhDCisdRtLioUAsw9jy7g0BJF3AGKBtTH NgWn3BcQWDBuVzd1ir2uVdDU0e0sV3yWMxcfBenMwdT9Lw+E+PkmBCydFNY78FOe UE5uYNKeaezP7Wo6FltbsQziiDVrg3zTdDFq2WEW91XoFFPDFetg20etBslbu0Ha 2YlXRQ== Received: from mail-pg1-f197.google.com (mail-pg1-f197.google.com [209.85.215.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qfd9769w-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 16 Oct 2025 05:49:40 +0000 (GMT) Received: by mail-pg1-f197.google.com with SMTP id 41be03b00d2f7-b551338c2c9so261196a12.1 for ; Wed, 15 Oct 2025 22:49:40 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760593779; x=1761198579; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2qH6VhWxn/zSPj4QiRAg7fr+LOmrENATveDxzpql1NE=; b=tTy/5YpRDgtdlRZKml3mwE20nVYku4DKeUJaSunWbeWdmyzYYtVu5c8gUsXvUb7uZI RT/XM8Zdq5/Tf+JIzJrjXCcv1q2cgH7TwTjNDlG8mgSlZ6g0trzDDVo5vq5LD+4qzqiC FEGhEznf9Cjs8dwL5RhGzlTLKDfXXwxWpre1v7dEEx3f5me8Rn3QSVhwhzVbrWxZgH/Z q85ekom4n4BHj1VYNqnOQbCw6SHGQ25VS/PYR2YpxWcovKTDjW8F92I2SRPdsTk7kJ0H pWljoawPjjIh69aY6DhJc82b9yuBW0FyHuUlGqEskA4Xsmx2/4vvgpIIdwVTvj2KHwC2 a+QQ== X-Forwarded-Encrypted: i=1; AJvYcCVlS0JOEriSCTzOZCMEtD2IX4EJAZtRoiVCdRTsEeCvnMC2MFDD4JJIK7X9OMJHQZ/4J9P6WC/Yf30aMEc=@vger.kernel.org X-Gm-Message-State: AOJu0YzLpPNKzkQ6Kb88MJp3ZE66OM1//lD62uofuyg0BoM6IkT29piO 696E/APNctOgHEuJoAjPAIduCssDdOxq0j1D8UROAo57tSFKfEpxr5R82tXe0uV9Ib+/xuXh1++ SCwoYvYyLYDg4q4ukSWwEeQQwUwbC0tH+47fwi0nTUwTfsI/pRvCvMyKzg3xm0j1Ulw4= X-Gm-Gg: ASbGncuqG6SF+zZmIL3qiYpFG55nCnodeZs7+PZ/QJ3RS4EIIIW2hoinip1VEZTsHKM rq+pokBKSTZEK46GLKwmzEMPk0wnLPjqdKfFLQRp46CRH5zMLIwhZqVGiLNO7EjDsHbYLTb4NZU 4F0bvMgxYLAdmJgvUddZu8eBgyKPrr+Y20QeIb3PZy1Sk8DBPImNRZZ3c/57UdWt3Olo4U6ovEK kp9sqzQjqPFehGaYayD+UxcTF9bGWI3mB4DiD5poujpgCGoIXg4oglUzhFEuONEl5lpI7jt2RPS m3emArjxm+Z3VXNyPKGD6cbgXLyNPYthMvDT4dNc+TdJcCruVkb5O4vikMW97WSJmA8fuyrETgt xNnJqkldBsX01kOhwxhZEVo89Zh7RIu/tCKBACXgqdJAAuHfd3uovwVtf X-Received: by 2002:a05:6a20:3956:b0:303:8207:eb56 with SMTP id adf61e73a8af0-32da8190b86mr40594276637.5.1760593779327; Wed, 15 Oct 2025 22:49:39 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHmVMJqs5myDekEs1weATUcEB745Ezwf7VIYkJxL0o0kB0t9wE0sg1HPpjPEoaEhME6eIJSLw== X-Received: by 2002:a05:6a20:3956:b0:303:8207:eb56 with SMTP id adf61e73a8af0-32da8190b86mr40594226637.5.1760593778447; Wed, 15 Oct 2025 22:49:38 -0700 (PDT) Received: from hu-yuanfang-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7992d0e1336sm20657931b3a.59.2025.10.15.22.49.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Oct 2025 22:49:37 -0700 (PDT) From: Yuanfang Zhang Date: Wed, 15 Oct 2025 22:49:31 -0700 Subject: [PATCH v5 2/3] coresight-tnoc: add platform driver to support Interconnect TNOC Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251015-itnoc-v5-2-d7ca2b1cc6df@oss.qualcomm.com> References: <20251015-itnoc-v5-0-d7ca2b1cc6df@oss.qualcomm.com> In-Reply-To: <20251015-itnoc-v5-0-d7ca2b1cc6df@oss.qualcomm.com> To: Suzuki K Poulose , Mike Leach , James Clark , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Alexander Shishkin Cc: kernel@oss.qualcomm.com, coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Yuanfang Zhang , Leo Yan X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1760593774; l=6708; i=yuanfang.zhang@oss.qualcomm.com; s=20250814; h=from:subject:message-id; bh=0cctjiu4mUm5N0O/l2W3akr4wwL/nWN7vsCpgeUxUnI=; b=4AI4jftccxMdbwejc/RS0ENJOefJ558kTnR9ih77dqJhTcw0f82HTh14/DAhJ3ugoOGpCL2Sv GxghJn+tSEeDovOUHcHln+pj/ikgLQ66iMLY4yzh6uYmaA0wYsin9tH X-Developer-Key: i=yuanfang.zhang@oss.qualcomm.com; a=ed25519; pk=9oS/FoPW5k0CsqSDDrPlnV+kVIOUaAe0O5pr4M1wHgY= X-Proofpoint-ORIG-GUID: Mjua6quekvBB2-TK3UeOeg8ox4g9r3Ly X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAxOCBTYWx0ZWRfX/JvP6CFocI5t pGP/la4WS89ohoseEcgVmap7q5wyNHpRUqVOUa9frGJNR0V2eBEFo3eifBLXCbWjFx7TblX2m+N XSFgrDPdptDO1fJy1e87+5n94liOMqIICRlujUAuWXMQfqEsf5u87Pln2lTJR0kLrH6J6BebDv9 zh8WbtjcHnLJrlOToFSv6KiimXx6aAUaS6DIt2blQldmWociHe8om32tJR/dtKv1wqy0tvX4RW0 OtEbJWYixKbQyoVnkXTJRhU1OiayDJE1Bd5soh5DJKHFRatf9ITgkEN1ViUfNXteWBkDQkRyniB /f6xX0W4pD8lGkv9o/08rrfAq7wHSrwPnCqevl6cHBLR9pGr0bSzQcawAChka3iW9OEYSEYb/z5 GaOA10KjeontDcWLVgRsIM+7CCHe3A== X-Proofpoint-GUID: Mjua6quekvBB2-TK3UeOeg8ox4g9r3Ly X-Authority-Analysis: v=2.4 cv=PdTyRyhd c=1 sm=1 tr=0 ts=68f08774 cx=c_pps a=rz3CxIlbcmazkYymdCej/Q==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=7CQSdrXTAAAA:8 a=pUju2gecW9X7egxZnGUA:9 a=QEXdDO2ut3YA:10 a=bFCP_H2QrGi7Okbo017w:22 a=a-qgeE7W1pNrGK8U0ZQC:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-15_07,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 bulkscore=0 clxscore=1015 adultscore=0 lowpriorityscore=0 impostorscore=0 priorityscore=1501 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110018 This patch adds platform driver support for the CoreSight Interconnect TNOC, Interconnect TNOC is a CoreSight link that forwards trace data from a subsystem to the Aggregator TNOC. Compared to Aggregator TNOC, it does not have aggregation and ATID functionality. Key changes: - Add platform driver `coresight-itnoc` with device tree match support. - Refactor probe logic into a common `_tnoc_probe()` function. - Conditionally initialize ATID only for AMBA-based TNOC blocks. Signed-off-by: Yuanfang Zhang Reviewed-by: Leo Yan --- drivers/hwtracing/coresight/coresight-tnoc.c | 113 +++++++++++++++++++++++= +--- 1 file changed, 102 insertions(+), 11 deletions(-) diff --git a/drivers/hwtracing/coresight/coresight-tnoc.c b/drivers/hwtraci= ng/coresight/coresight-tnoc.c index d542df46ea39314605290311f683010337bfd4bd..5be882300d79bc0173aa6a19d7d= a1d48c4aaca9c 100644 --- a/drivers/hwtracing/coresight/coresight-tnoc.c +++ b/drivers/hwtracing/coresight/coresight-tnoc.c @@ -34,6 +34,7 @@ * @base: memory mapped base address for this component. * @dev: device node for trace_noc_drvdata. * @csdev: component vitals needed by the framework. + * @pclk: APB clock if present, otherwise NULL * @spinlock: serialize enable/disable operation. * @atid: id for the trace packet. */ @@ -41,8 +42,9 @@ struct trace_noc_drvdata { void __iomem *base; struct device *dev; struct coresight_device *csdev; + struct clk *pclk; spinlock_t spinlock; - u32 atid; + int atid; }; =20 DEFINE_CORESIGHT_DEVLIST(trace_noc_devs, "traceNoc"); @@ -51,6 +53,12 @@ static void trace_noc_enable_hw(struct trace_noc_drvdata= *drvdata) { u32 val; =20 + /* No valid ATID, simply enable the unit */ + if (drvdata->atid =3D=3D -EOPNOTSUPP) { + writel(TRACE_NOC_CTRL_PORTEN, drvdata->base + TRACE_NOC_CTRL); + return; + } + /* Set ATID */ writel_relaxed(drvdata->atid, drvdata->base + TRACE_NOC_XLD); =20 @@ -124,6 +132,11 @@ static int trace_noc_init_default_data(struct trace_no= c_drvdata *drvdata) { int atid; =20 + if (!dev_is_amba(drvdata->dev)) { + drvdata->atid =3D -EOPNOTSUPP; + return 0; + } + atid =3D coresight_trace_id_get_system_id(); if (atid < 0) return atid; @@ -149,8 +162,21 @@ static struct attribute *coresight_tnoc_attrs[] =3D { NULL, }; =20 +static umode_t trace_id_is_visible(struct kobject *kobj, + struct attribute *attr, int idx) +{ + struct device *dev =3D kobj_to_dev(kobj); + struct trace_noc_drvdata *drvdata =3D dev_get_drvdata(dev->parent); + + if (attr =3D=3D &dev_attr_traceid.attr && drvdata->atid < 0) + return 0; + + return attr->mode; +} + static const struct attribute_group coresight_tnoc_group =3D { .attrs =3D coresight_tnoc_attrs, + .is_visible =3D trace_id_is_visible, }; =20 static const struct attribute_group *coresight_tnoc_groups[] =3D { @@ -158,9 +184,8 @@ static const struct attribute_group *coresight_tnoc_gro= ups[] =3D { NULL, }; =20 -static int trace_noc_probe(struct amba_device *adev, const struct amba_id = *id) +static int _tnoc_probe(struct device *dev, struct resource *res) { - struct device *dev =3D &adev->dev; struct coresight_platform_data *pdata; struct trace_noc_drvdata *drvdata; struct coresight_desc desc =3D { 0 }; @@ -173,16 +198,20 @@ static int trace_noc_probe(struct amba_device *adev, = const struct amba_id *id) pdata =3D coresight_get_platform_data(dev); if (IS_ERR(pdata)) return PTR_ERR(pdata); - adev->dev.platform_data =3D pdata; + dev->platform_data =3D pdata; =20 drvdata =3D devm_kzalloc(dev, sizeof(*drvdata), GFP_KERNEL); if (!drvdata) return -ENOMEM; =20 - drvdata->dev =3D &adev->dev; + drvdata->dev =3D dev; dev_set_drvdata(dev, drvdata); =20 - drvdata->base =3D devm_ioremap_resource(dev, &adev->res); + ret =3D coresight_get_enable_clocks(dev, &drvdata->pclk, NULL); + if (ret) + return ret; + + drvdata->base =3D devm_ioremap_resource(dev, res); if (IS_ERR(drvdata->base)) return PTR_ERR(drvdata->base); =20 @@ -195,20 +224,31 @@ static int trace_noc_probe(struct amba_device *adev, = const struct amba_id *id) desc.ops =3D &trace_noc_cs_ops; desc.type =3D CORESIGHT_DEV_TYPE_LINK; desc.subtype.link_subtype =3D CORESIGHT_DEV_SUBTYPE_LINK_MERG; - desc.pdata =3D adev->dev.platform_data; - desc.dev =3D &adev->dev; + desc.pdata =3D pdata; + desc.dev =3D dev; desc.access =3D CSDEV_ACCESS_IOMEM(drvdata->base); desc.groups =3D coresight_tnoc_groups; drvdata->csdev =3D coresight_register(&desc); if (IS_ERR(drvdata->csdev)) { - coresight_trace_id_put_system_id(drvdata->atid); + if (drvdata->atid > 0) + coresight_trace_id_put_system_id(drvdata->atid); return PTR_ERR(drvdata->csdev); } - pm_runtime_put(&adev->dev); =20 return 0; } =20 +static int trace_noc_probe(struct amba_device *adev, const struct amba_id = *id) +{ + int ret; + + ret =3D _tnoc_probe(&adev->dev, &adev->res); + if (!ret) + pm_runtime_put(&adev->dev); + + return ret; +} + static void trace_noc_remove(struct amba_device *adev) { struct trace_noc_drvdata *drvdata =3D dev_get_drvdata(&adev->dev); @@ -236,7 +276,58 @@ static struct amba_driver trace_noc_driver =3D { .id_table =3D trace_noc_ids, }; =20 -module_amba_driver(trace_noc_driver); +static int itnoc_probe(struct platform_device *pdev) +{ + struct resource *res =3D platform_get_resource(pdev, IORESOURCE_MEM, 0); + int ret; + + pm_runtime_get_noresume(&pdev->dev); + pm_runtime_set_active(&pdev->dev); + pm_runtime_enable(&pdev->dev); + + ret =3D _tnoc_probe(&pdev->dev, res); + pm_runtime_put(&pdev->dev); + if (ret) + pm_runtime_disable(&pdev->dev); + + return ret; +} + +static void itnoc_remove(struct platform_device *pdev) +{ + struct trace_noc_drvdata *drvdata =3D platform_get_drvdata(pdev); + + coresight_unregister(drvdata->csdev); + pm_runtime_disable(&pdev->dev); +} + +static const struct of_device_id itnoc_of_match[] =3D { + { .compatible =3D "qcom,coresight-itnoc" }, + {} +}; +MODULE_DEVICE_TABLE(of, itnoc_of_match); + +static struct platform_driver itnoc_driver =3D { + .probe =3D itnoc_probe, + .remove =3D itnoc_remove, + .driver =3D { + .name =3D "coresight-itnoc", + .of_match_table =3D itnoc_of_match, + .suppress_bind_attrs =3D true, + }, +}; + +static int __init tnoc_init(void) +{ + return coresight_init_driver("tnoc", &trace_noc_driver, &itnoc_driver, TH= IS_MODULE); +} + +static void __exit tnoc_exit(void) +{ + coresight_remove_driver(&trace_noc_driver, &itnoc_driver); +} +module_init(tnoc_init); +module_exit(tnoc_exit); =20 MODULE_LICENSE("GPL"); MODULE_DESCRIPTION("Trace NOC driver"); --=20 2.34.1