From nobody Tue Feb 10 16:02:00 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C26F430DEB6; Tue, 14 Oct 2025 11:06:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439990; cv=none; b=Nq6S0gErLs6Q9zXOqu4yU15LegDR19/8mrAeXhJ4HStM1DL00b7/eoTilGc8IcQR40tBDJQSFmNZUnOKEiVElswYwgyuIeyHh9D0TtAigSkjLZK/dHLLQjumXftCTVEasSDZ84YrYclUT/QFahTqFwc3PchcLZW5NyUhzrTG6TY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439990; c=relaxed/simple; bh=uQDtkYHaZSv3+x6OfFMyl1caaCjlyo5BEj+2Si3UOW0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=uR/TTb++wBKJxsmJbCwA3Y36yXw/PrHH3WKMtgracYjw5JqbYj7G61OD62L2/ieucAy1XPWdO4t7eB1ipWoHxliDYhNAIbfw31W3BIZdAcbax7QGYhtKCsxzbrkBjf+7X/BkUs3dZlZg1KK7pNx+Qa1ihim/p0RXcJqKVzSP33U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=GYV1crCB; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="GYV1crCB" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87Nqv001614; Tue, 14 Oct 2025 11:06:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= pVHoLMoImsYg4bf1SnrLP/lb9yYPILsNhDc6UrzZ2es=; b=GYV1crCBRAA2s0Fj JUpo3VwYGiYAhEJBQjg3Muewej/f147DGSyxtO2Ws8reqRfVmo5u0fhdv7H3ZLqa i6jZTWcLlP8uREAxlPuxQ89xD9I4LF7jiLRIJ58P3tnUKKzkx5CjLoxyaAKJNT9D dTsRwR+xd+x2NJ9gSFeNJkC5nWW5eIngL99+/vpTxLPKZi4+wTMHuIQRCqGP1PM9 P56iB51v2ZosClI3YJT9jhoUzwuUlkxc42eDomj0D18eQ/fnw+jyyFCb8cyi+iDz 6qz+C98FN+MtGEaCMZE7Zl9fF/yha/bzKA7qEhnttXvz8P2eaWZkrYsrMnLW6/E6 exoeaA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qfdk857g-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:25 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB6OW7032719 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:24 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:20 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 7/9] arm64: dts: qcom: pq5332-rdp-common: Enable QPIC SPI NAND support Date: Tue, 14 Oct 2025 16:35:32 +0530 Message-ID: <20251014110534.480518-8-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: EOG6lm-QDd3Lcra-r2TnL7SNlbGICgog X-Authority-Analysis: v=2.4 cv=MrNfKmae c=1 sm=1 tr=0 ts=68ee2eb1 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=ApJ5WhRBqtmdY_byfOgA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: EOG6lm-QDd3Lcra-r2TnL7SNlbGICgog X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAxOCBTYWx0ZWRfXyAepQCj/RryI cxk4HBA7H+XRwxNpEeGlXoBouqkxPB3ZmJNiUHA6DyiT60Y7CukpDC9vsvys0nQ1R8paukeVGSs v3sS+gy9WZwQkK04+EhKSw538tTF8i96YxgaeWtgql7wLjt60BvRk90CPiWG3UBo8oMK1B3+265 f1MQqYzRxSqD671mKCfUMEGrj93nABYr2aodRqqJx1KMKMxMdI9K7RcETFD7sEiVc+ETekD6ZU7 heoKcQhWsDqbN97/EIUVr9oO/aSPWMgzICYpq/cwc5WKo6NmaLk6OCkQRC4o5203BivnyW+yEkC 9ZcOU0SplLvYPox3vAalfiSihxSo+oBecN6Fn3k3sOSMr9Y9zMmLwV99IJ2Ue0Gl6gkXgHEkWSy U1ZYg5A/LU7II78UAd2tk2yUriyefA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 clxscore=1015 adultscore=0 phishscore=0 impostorscore=0 priorityscore=1501 malwarescore=0 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110018 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5332 reference design platform. Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v3] * Added Reviewed-by tag Change in [v2] * No change Change in [v1] * Enable bam and spi nand for ipq5332 .../boot/dts/qcom/ipq5332-rdp-common.dtsi | 44 +++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi b/arch/arm64/= boot/dts/qcom/ipq5332-rdp-common.dtsi index b37ae7749083..8967861be5fd 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi @@ -78,4 +78,48 @@ gpio_leds_default: gpio-leds-default-state { drive-strength =3D <8>; bias-pull-down; }; + + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio13"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio12"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-disable; + }; + + data-pins { + pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-disable; + }; + }; +}; + +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; }; --=20 2.34.1