From nobody Tue Feb 10 18:59:13 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F259D30F937; Tue, 14 Oct 2025 11:06:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439997; cv=none; b=sVennK8txuW2bOV4oTS2SGhB1sHos9tQMScbwRLxeZ8Xhm3vhxSwPVr56Jd+n26TVhH6toiLHe6tnFrKaswuKOkpUCPrKMbAZVoGqHyy78aB+ZfMJk8drctoA5quwIDsQwhtGDKadtEGOad01kpa3dXaLzmYQa3M4HNf9e9ndOk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439997; c=relaxed/simple; bh=eXc+GQDHy1dAHfsUbLb+ObFQqPk4vjUNL6n4B1nqRSU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fq/H6vV1a3/cpRflPhLMOoDyrMirsCoc9iHAt/9J0I1xjMOcYhhlCz70tvwJ2X1e5ovdLlhHvnDm17JklGuwfBYFNB3v4XpZ9x771D7pqKIMgN6z/o2475WBkkrwj9o/OVqYGofvTYW463aYY7+7PvHONNH5P+PT6v1Bh0Lkxgs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=PETpx36h; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="PETpx36h" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87Oww021230; Tue, 14 Oct 2025 11:06:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= EvoswEFKqCWxgivzA+1lqJGYUR5OO5DkgXpNTJrfIJ0=; b=PETpx36hgbYOrtqe TtbsMsSXsSincQOB+QGWw37E/USc728/KwvF5zJiNMRVZ723tZsEFopQEOut0ifq 48dt8SFHq6iiRcq8Mj7agCFEMyf7Xx0iIAyJqk1IbvXbJ7fpOTCWC2FXy3IjCz8d zgGibMl7d7L1MdE/fH46MAFXXT/BkVO1/uB8iZOEt/I/4m+P9PDts3XnGlElhqZh 9+soCpRXdzIFlPG8pwc/yQqew/W4oIG5tEGUXqif8szoUo1OAcUbZtrZzN2oxhWk vWcTuRtuJckqv9pvFJ/R4arFFtw+KE047fw9NHuSFuMjjwGOibRZ61bikgjt9Aza 15km9A== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49s6mwjfr6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:33 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB6W9D024625 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:32 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:28 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 9/9] arm64: dts: qcom: ipq5332-rdp442: Remove eMMC support Date: Tue, 14 Oct 2025 16:35:34 +0530 Message-ID: <20251014110534.480518-10-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDEzMDA4MyBTYWx0ZWRfXyqrIYzxPLzj3 58RxST3jUp2/wQ0rYMAfVjfo7+pe8RlIktusLJU/swpUTYhvvhEpMe84bZtPm3WyV62gO3Fyu9V pzgGENiDbxR1BTOIaqUi1T157fW0HOIv049gb9gnPKYvlbSVwBzyORpdAQHmwUvz79AJoXK9ldx XVEO3jDI4XGcgKJMss7amj/pBgE8Lbdd/5zfJ5rzkR5Q7LTyctLu1Kyk0eggV/JDGGN7hq2sBZR 9EcQ0tzOTODHYNEpO+OGRrolrNF+/xCSeuhrApKr8BBLWGf5REXhgbW/g3wMh7DDZNHx1zTAnbe iGezSd5OwTT+ObNI2glYDen/8S/Thp50Ug/casi+ASYQs9GIGh1KgV8m8/nXGOm5waNXbcBBJuZ Q9r8Z1D/dqFGZO4erFih6gQzuHMP3g== X-Authority-Analysis: v=2.4 cv=Fr4IPmrq c=1 sm=1 tr=0 ts=68ee2eb9 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=fuWxvNZPvO_ztXA3lyEA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: RB30ZoRmX9BjsCTYEjy-oVb0myqIyIi- X-Proofpoint-ORIG-GUID: RB30ZoRmX9BjsCTYEjy-oVb0myqIyIi- X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 spamscore=0 phishscore=0 malwarescore=0 adultscore=0 lowpriorityscore=0 bulkscore=0 suspectscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510130083 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5332 RDP442 board configuration to align with the board's default NOR+NAND boot mode design. The IPQ5332 RDP442 board is designed with NOR+NAND as the default boot mode configuration. The eMMC and SPI NAND interface share same GPIO Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v3] * Added Reviewed-by tag Change in [v2] * updated board name commit message header Change in [v1] * Removed eMMC node arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts | 34 --------------------- 1 file changed, 34 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts b/arch/arm64/boot/= dts/qcom/ipq5332-rdp442.dts index ed8a54eb95c0..6e2abde9ed89 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts @@ -35,17 +35,6 @@ flash@0 { }; }; =20 -&sdhc { - bus-width =3D <4>; - max-frequency =3D <192000000>; - mmc-ddr-1_8v; - mmc-hs200-1_8v; - non-removable; - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - status =3D "okay"; -}; - &tlmm { i2c_1_pins: i2c-1-state { pins =3D "gpio29", "gpio30"; @@ -54,29 +43,6 @@ i2c_1_pins: i2c-1-state { bias-pull-up; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio13"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio12"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - spi_0_data_clk_pins: spi-0-data-clk-state { pins =3D "gpio14", "gpio15", "gpio16"; function =3D "blsp0_spi"; --=20 2.34.1