From nobody Fri Dec 19 18:48:05 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E413A303A35; Tue, 14 Oct 2025 11:06:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439966; cv=none; b=ZOSKhdLP1lXenZgbp04smrHHO0o6VFitPTQo67k9LjY5Y1Bep828cdhnQ6CHybx5IYVl2S6FPv0rSodsCNC5POgxHqgpnXUIVNo7WcT2vfF9ORIQMAa3bkTyFd+ozRBozyEciPbcuYTw02mN3evP7DGraGfhlA3Yk6ams80iCQ0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439966; c=relaxed/simple; bh=2dz4+yoSw7RiBm2jIsukiBFnwMjyFScT81Za4eyHfg0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=tOTvI8T2TJpToYbNH1GzYAkRkXcCBi8e/m3gWP76ZFH9bb1iSosmPJWFpDs0G9MKGoZcRXX1pusRQPVXlTd9s1tcOwA9mCoq4PcKn7Y/GUJVKPAES+deIZ2RwB5WjuSXZuLq69WPCrJQwd2ZriZ3a60UX8CpVlSho9QfKVookYg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=O90fveBO; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="O90fveBO" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87KPo020009; Tue, 14 Oct 2025 11:06:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= KYNVQPiYJz8GRiP3j8OcVBYp+11c3E61BnVOwzr42Bo=; b=O90fveBOl/YhUMfh sffdXmHjOy1tUlVA9P0JJ6Fp0AUBBFuRhzvXIURV5NEV4lamsitR1VhcbM+F0/Nq GVeieWHzD5lEI4qy4bQzMKXkjACpBu/wdJV2hmJ/0g+8UmqY7IviOtowNwPPVu7o xdbaGOLkhoFO/GwMEdvdSeM2x3q2UeFUgM7+hXByJRDOvr2WK00wMz3AlIpYdIBs 9YT8VgXleH/sdjQ4KL09iI4UuBbIMV5ujLC+CLBmDv7zAAPl688DH5SYUhU1Qnd7 HXpedtiC7+C1ACbr1mT9VmZbDdJWOEVEPHliD8tglPs7cVMZfoIcYXCjSOV7xJ2X xmfdxg== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qg0c05ka-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:00 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB60cA032245 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:00 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:05:55 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 1/9] spi: dt-bindings: spi-qpic-snand: Add IPQ5424 compatible Date: Tue, 14 Oct 2025 16:35:26 +0530 Message-ID: <20251014110534.480518-2-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: CBJw_NZETIVqnTO-Db3zuSzjG1kekCZh X-Proofpoint-ORIG-GUID: CBJw_NZETIVqnTO-Db3zuSzjG1kekCZh X-Authority-Analysis: v=2.4 cv=eaIwvrEH c=1 sm=1 tr=0 ts=68ee2e98 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=VwQbUJbxAAAA:8 a=COk6AnOGAAAA:8 a=3fGssgp5lnXtaUVRsVgA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAyMiBTYWx0ZWRfXw4hxxv22hvXd nvHD6CJlVEN+NHErzevlRHlyv2bsSTiEcCFYHjdBVN6zmDhV5gxEo4B4SrIDA9Pd5Y8DC43ii2n 30IqBUsGBOnb+xKZdCT/c2teaGx8zH54H65kYQMNEGB+Sqb3WBEPI0aMomzMNCsyEMblQg+jz59 pu8g19XgaHdErw0WFM7oOXuIc8MZo5A0sK8CdbOzI2ytSaXqRq0xsvLbQDU5mUqxi4HMi2gX2xg 7NB3WSfJCH1apWm/zges5kZQowCu6W+JrYsEb0PknloFFj0Z+VBLKdnVmpIZoTV+b2BgxXsRmo4 SnSV2zeO4Z0qSh7yS+LpbKkRDzuU/7hbXNbOWeZ+9MVre/pggLiV4GljGnSrGybgUhSTLqpUUaf qmhljfY86J47H5Qc+9OMUXtjnD3rgQ== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 priorityscore=1501 spamscore=0 impostorscore=0 phishscore=0 adultscore=0 lowpriorityscore=0 clxscore=1015 suspectscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110022 Content-Type: text/plain; charset="utf-8" IPQ5424 contains the QPIC-SPI-NAND flash controller which is the same as the one found in IPQ9574. So let's document the IPQ5424 compatible and use IPQ9574 as the fallback. Acked-by: Rob Herring (Arm) Signed-off-by: Md Sadre Alam --- Change in [v3] * No Change Change in [v2] * Added Acked-by tag Change in [v1] * Added support for qcom,ipq5424-snand compatible string to the device tree bindings. Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml= b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml index cb1f15224b45..39e086ced891 100644 --- a/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml +++ b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml @@ -25,6 +25,7 @@ properties: - items: - enum: - qcom,ipq5018-snand + - qcom,ipq5424-snand - const: qcom,ipq9574-snand - const: qcom,ipq9574-snand =20 --=20 2.34.1 From nobody Fri Dec 19 18:48:05 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0841E306497; Tue, 14 Oct 2025 11:06:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439968; cv=none; b=nlVMXGPaN/mUmpTMcPHR1sfnXLBL/DBC00NvAyw2xVS7RjusLvOcrlb4gsw/BmYD60HDMwkhrxe5oOYvUMTUtBQJ4X6vKGJY5iabxZ6U2piuv3/dN3ZIeUX3t0u5LLFeSnBzjKHNmIovVSLr8Srmjbf6gF5NHbeLMldz9GS696I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439968; c=relaxed/simple; bh=Vjzqty5KvmANOaZQP5dl+ZrbAa0wpdf0DE6D6GZjWUs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fN+jkuFcLbMZ3g837F1D19DubVsSpvX1xgMyeTaxti60D6mMiVsK1xI/Oo6YBHMDXb73jife3Bfo89m9n8mcTB+8wKF1sr8699SZqXYr+nb+gteCVS+GvAkv+kiLjOjZZXJUcPQnb4pz0hBgbIZEsv0buW7PD/SL4DG2OoKHdS4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=b93A4kPm; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="b93A4kPm" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87JZk025684; Tue, 14 Oct 2025 11:06:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= zsJo+iDMWp0SnAErS7vcq6T17Sz4ZU29b4PbQx9zgeA=; b=b93A4kPmC3b/1g1a VwwVhUSd5flNsEd2yg6AKzkl5n1ONGq6x4FTuiFq+wxGNfW+vtskXGlq03JvF2F6 MqnBLLn+HIAeqWuQgNrv+rMO93c88pusMd6QgK0G8Inkd1X1rlfzAA4eiqRl6oaF 3Z16gqYy6NbRPyPew3rQyOyctznftB8Cd5JqEkSIhcS5cLbZ9maOHyZPWr+0FMiF lnOQeMaEoGY/yFaTFoOhzJWhxfKj6KpyVwmhhZF34wNZXUCplryFD1kpt8zGNSuF LpNO+WpLoocpmMbK2APCZtFVjT/rUeP2Vvzc61si7lkyC97WvVLkUXNNiIp0KR85 W18uKw== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qgdg026g-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:04 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB63V2027549 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:03 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:05:59 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 2/9] spi: dt-bindings: spi-qpic-snand: Add IPQ5332 compatible Date: Tue, 14 Oct 2025 16:35:27 +0530 Message-ID: <20251014110534.480518-3-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAyNSBTYWx0ZWRfXxUgkWxkb+aD/ v/irqcCYsmr3wywSkTc/8aTWfNEgnavI3VINqcuvRpJcSUqPu6SEr2rtGPd2kn2rqU0APwMpd3+ BuVF3Hxn4dcN514qJX/tvS+4YhLRiNHP4k5e3vQ/ssHBe77hfMAVAk/dpFLHIaPVXa02zQjqbVp oQREMTSrNWovHkKtH3ZpFjAsxU3HEBvbAPUVkWJJdM3ZH+Gt4oId4wsrLz18Y4OwqzXzVqy9CF/ SNPXN/FxVo+SelD4rkb84+2HxCpAfWJCkJcSoONt5OuF7BUhwjMfSpHt0khsq8P6wu9bGALpJCi TZmGjnkBLuZ1NpmKDmM6enpBAv038d11vfXMKT5gmBR2rioMkNAZGt/980G2+TVsARZUXhqhMoF Yw3H+DRGmHlN9PU/nAzCOTeUkgUclQ== X-Proofpoint-GUID: hQcdscKzV3AThLBfFm5u9GubPe0SonyH X-Proofpoint-ORIG-GUID: hQcdscKzV3AThLBfFm5u9GubPe0SonyH X-Authority-Analysis: v=2.4 cv=J4ynLQnS c=1 sm=1 tr=0 ts=68ee2e9c cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=VwQbUJbxAAAA:8 a=COk6AnOGAAAA:8 a=3fGssgp5lnXtaUVRsVgA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 bulkscore=0 suspectscore=0 clxscore=1015 phishscore=0 spamscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110025 Content-Type: text/plain; charset="utf-8" IPQ5332 contains the QPIC-SPI-NAND flash controller which is the same as the one found in IPQ9574. So let's document the IPQ5332 compatible and use IPQ9574 as the fallback. Acked-by: Rob Herring (Arm) Signed-off-by: Md Sadre Alam --- Change in [v3] * No Change Change in [v2] * Added Acked-by tag Change in [v1] * Added support for qcom,ipq5332-snand compatible string to the device tree bindings. Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml= b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml index 39e086ced891..7d0571feb46d 100644 --- a/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml +++ b/Documentation/devicetree/bindings/spi/qcom,spi-qpic-snand.yaml @@ -25,6 +25,7 @@ properties: - items: - enum: - qcom,ipq5018-snand + - qcom,ipq5332-snand - qcom,ipq5424-snand - const: qcom,ipq9574-snand - const: qcom,ipq9574-snand --=20 2.34.1 From nobody Fri Dec 19 18:48:05 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D685F3090EC; Tue, 14 Oct 2025 11:06:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439972; cv=none; b=ctCyZ3VJ1bqRb3cOyIPFq8H2BvPKR8GbvHRBNoeKW2uX4RH2kSMWMo+2vMsWVm1XeU/oxq+JMKe4CaiI+GI3OAgQ7LiXACQFf5/AWJi7A82wxGrm5pYBhNb/N9xK17X+OLt1V+eWy0pmrc7hOKrHGSpINMo/hDEwxqIN4cco/Vk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439972; c=relaxed/simple; bh=2E1NxvVojdomwHalI5nV7X8ki447+qrubVNSFDfL/w8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jsjAHxmTPYabPsxpb5+QvBp6B6mvBl0gR56mSuMlbc1zFJg60SvWvyJuivrgbGNZpQmsjYEnksG4WcbyFV290jIr2W5m18FhNpcNKImuT9kQPWmo6RAsDtB++pAZFMnXeog2t8pzM47WDNWbARNbkI+1+o8Vtyr0RMn9C7GIObc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=R2LUVB8M; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="R2LUVB8M" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87JYg030974; Tue, 14 Oct 2025 11:06:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Ef9H/MDHjjmnc5xhBGKmf0tSXs7E9CYD7VPZwmd4784=; b=R2LUVB8MhIMjRInK 94RAsf9T3VrNA0ckCru7ZWBDNacl8jMsw3v+OlIxWDmMcEeejskmcLNFmspcQKEw Q1B20WZcgTwXXOZ/JscT1mwUDTECNS2H8vvM1HgMH9DRe1r8gTGRFR7c9ZOeNlAD XM3Pgx5lD4fwGqW3/6RaUIFPkLrLIl7N4vRL9E4xzR2/CV2czwoThJra9eQXMSPE MxRR8hhLYYVAdf9/WJQYZ75ZNg6zWcYlG4ndUrEFx2S5ACVfRxHVdtZssFqmXUDa pBplx6eym4blHIJAGQZuflWgFUSvKbvoMRaui1JKO75mQNBDwZagE/I9z1MVar3q dEWJ+A== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qff0r5xh-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:08 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB68DU027813 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:08 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:03 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 3/9] dma: qcom: bam_dma: Fix command element mask field for BAM v1.6.0+ Date: Tue, 14 Oct 2025 16:35:28 +0530 Message-ID: <20251014110534.480518-4-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAxOCBTYWx0ZWRfX8UrcdW2NQl01 qLxN7isfp5f4WhOxVLql3YZeDGukAdPPoDMVwogWhxcAybDgIO/0UvVWPKcJ9+oCb5LgNcLYhZT UGJOoyTDfF6xGvML6LkFISlKif+HiwOZftoyFF91OkV7a50g2PLJG0Bwb8ybKpbNNM1JTiXDko7 BO/yNkw2+LP7lXJzfIMOh720uKmLxHJBDwSaQhAoidZiwr3p+PYwAVpZSV2fkiiLlJm9kI3Iwvn sDjWmVgqHNn7Hq3q2IdSRtiR9yEqfFJ7zVUqzIOvV++hCR3f6/vHGWwM+wae8sNjq3UKLNz+n2Q fbzHfNv0RAYJbTQ/33bU8Vx/rCCdWFFqqaXp98Y0mjdsqxo1J5uJ9nQqq96U8t+4L2NwEIqZVmt u8KR7U+hvtlGduTLTSdJ5xYMUPoWpQ== X-Proofpoint-GUID: 76vfMmaRAuY1ErwvkdgQ11_yqH9DB1Re X-Authority-Analysis: v=2.4 cv=PriergM3 c=1 sm=1 tr=0 ts=68ee2ea0 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=tI2DGrTi7ExM0tNOktYA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: 76vfMmaRAuY1ErwvkdgQ11_yqH9DB1Re X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 clxscore=1015 bulkscore=0 phishscore=0 lowpriorityscore=0 spamscore=0 suspectscore=0 impostorscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110018 Content-Type: text/plain; charset="utf-8" BAM version 1.6.0 and later changed the behavior of the mask field in command elements for read operations. In newer BAM versions, the mask field for read commands contains the upper 4 bits of the destination address to support 36-bit addressing, while for write commands it continues to function as a traditional write mask. This change causes NAND enumeration failures on platforms like IPQ5424 that use BAM v1.6.0+, because the current code sets mask=3D0xffffffff for all commands. For read commands on newer BAM versions, this results in the hardware interpreting the destination address as 0xf_xxxxxxxx (invalid high memory) instead of the intended 0x0_xxxxxxxx address. Fixed this issue by: 1. Updating the bam_cmd_element structure documentation to reflect the dual purpose of the mask field 2. Modifying bam_prep_ce_le32() to set appropriate mask values based on command type: - For read commands: mask =3D 0 (32-bit addressing, upper bits =3D 0) - For write commands: mask =3D 0xffffffff (traditional write mask) 3. Maintaining backward compatibility with older BAM versions This fix enables proper NAND functionality on IPQ5424 and other platforms using BAM v1.6.0+ while preserving compatibility with existing systems. Tested-by: Lakshmi Sowjanya D Signed-off-by: Md Sadre Alam --- Change in [v3] * Added Tested-by tag Change in [v2] * No change Change in [v1] * Updated bam_prep_ce_le32() to set the mask field conditionally based on command type * Enhanced kernel-doc comments to clarify mask behavior for BAM v1.6.0+ include/linux/dma/qcom_bam_dma.h | 21 ++++++++++++++++----- 1 file changed, 16 insertions(+), 5 deletions(-) diff --git a/include/linux/dma/qcom_bam_dma.h b/include/linux/dma/qcom_bam_= dma.h index 68fc0e643b1b..d9d07a9ab313 100644 --- a/include/linux/dma/qcom_bam_dma.h +++ b/include/linux/dma/qcom_bam_dma.h @@ -13,9 +13,12 @@ * supported by BAM DMA Engine. * * @cmd_and_addr - upper 8 bits command and lower 24 bits register address. - * @data - for write command: content to be written into peripheral regist= er. - * for read command: dest addr to write peripheral register value. - * @mask - register mask. + * @data - For write command: content to be written into peripheral regist= er. + * For read command: lower 32 bits of destination address. + * @mask - For write command: register write mask. + * For read command on BAM v1.6.0+: upper 4 bits of destination address. + * For read command on BAM < v1.6.0: ignored by hardware. + * Setting to 0 ensures 32-bit addressing compatibility. * @reserved - for future usage. * */ @@ -42,6 +45,10 @@ enum bam_command_type { * @addr: target address * @cmd: BAM command * @data: actual data for write and dest addr for read in le32 + * + * For BAM v1.6.0+, the mask field behavior depends on command type: + * - Write commands: mask =3D write mask (typically 0xffffffff) + * - Read commands: mask =3D upper 4 bits of destination address (0 for 32= -bit) */ static inline void bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 addr, @@ -50,7 +57,11 @@ bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 add= r, bam_ce->cmd_and_addr =3D cpu_to_le32((addr & 0xffffff) | ((cmd & 0xff) << 24)); bam_ce->data =3D data; - bam_ce->mask =3D cpu_to_le32(0xffffffff); + if (cmd =3D=3D BAM_READ_COMMAND) + bam_ce->mask =3D cpu_to_le32(0x0); /* 32-bit addressing */ + else + bam_ce->mask =3D cpu_to_le32(0xffffffff); /* Write mask */ + bam_ce->reserved =3D 0; } =20 /* @@ -60,7 +71,7 @@ bam_prep_ce_le32(struct bam_cmd_element *bam_ce, u32 addr, * @bam_ce: BAM command element * @addr: target address * @cmd: BAM command - * @data: actual data for write and dest addr for read + * @data: actual data for write and destination address for read */ static inline void bam_prep_ce(struct bam_cmd_element *bam_ce, u32 addr, --=20 2.34.1 From nobody Fri Dec 19 18:48:05 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5EC032F656B; Tue, 14 Oct 2025 11:06:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439979; cv=none; b=Qwf7vYRHUrSpxkb4m2pHc/7ok64oPhKFfogSHNPZbAJH0cDegoZzaHkzWAkjaAMxjg6Vu+n/3nWANIJ6QMinpgOKvUVStzPXlaqoKVUTpUB6hi7EmW7Vhb9+Jx1/db8/RsO+olCH3E3AqYgqii3eaPxr4m5/SQLnXHUJ+VJESCA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439979; c=relaxed/simple; bh=oaKv2ns36AVsujGM/m8q646ZhZa+Y+f5KVC+xgmRGbw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=YXbRRfRmn1FphWnObBHCV91bCurSyap1F6g3CssOEYFH1pP11OKuqzPZrlrettDrJdfFuD3vtdXSoacsDmryapJRBZcwRgQJTbvZOeHi3rzC4QrdTfPiFgHtzrl15B7jMl2kFFjMeBD4puj6Ppcpyhqo3z08JZFQPYB49t9VcJ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=N5Qix6kl; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="N5Qix6kl" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87NTD008894; Tue, 14 Oct 2025 11:06:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= +Hh6Z8tgsoJl2ewtguQtvkl3x8nLkc2Qrfdsmprx9n0=; b=N5Qix6klwwE8DKgy 3DF52hJEpz3lwl9grAjL4PMrm2ETshF2gRaxpxCzDL/+cGpBD4p8hkzYUOeMW2P3 fPReYMAyG9OzoZUKsWQzsKKvG7KNpPutR2RLT+9AZKhl+VkTESmthd5FxAaKBfwX JPEHaEkf4umDcxtl9PUpUiHS3p6CtUjrvTE52VeLnR8PE9LRKa10+7QxYV2kXERI K81x/U44n1hFcP5W0wwuVBfBurCuhS3iX8xystdqWPv+jFOUeHLM/GX+6GKYvhWk Ch+XZRfw1UGQm8VDMA2RhoBGY2/fl6XXFR2KVHy4mftnOggIWj2/7ZEetmiQ1Loa xlD4ZA== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49rtrt50j0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:13 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB6C7q023169 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:12 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:08 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 4/9] arm64: dts: qcom: ipq5424: Add QPIC SPI NAND controller support Date: Tue, 14 Oct 2025 16:35:29 +0530 Message-ID: <20251014110534.480518-5-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: DcTiVL4n7zydB_iKOG2_F3jQ8tOKUHrP X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDEzMDAyMiBTYWx0ZWRfX7uLYXylgvMT8 GgYCmQeT+zJbNnIloTrXj2oqTa5bHpzxq9Vs7DVmLTWftMIG5Y0efnIgagZLuW0VnuRtNH5OaDA HO79AlI6eYovfPN/stW4O3Loqn8dBfVG2qdTUsACdq7eG3j0cxk8371eF/zgtDnTHx1Y7FO7H3L QskKVM8HodvgTAO44lqOEX34KJWgxy+DgRgBU8PluoW/Sf0+/I9HzMX3hYoo7AVDrCT5P+mjPVf PULzNOPm69bYYnQEoFSOSpoXgNh8pKlmXSXr5eqCVbtrqn1fG5Avo8MVhFHu5YUFS730ScXja1V Ja4a3Wp/LvnU+xT7vRFrBInyxdL6nFBl3jTWhONMOR3UTh1gMZ8eF4qivLG2bKRR2cVuGCDVfko +NsVi3b+d6MzyKizmL9KmrSR5MjFnw== X-Authority-Analysis: v=2.4 cv=SfD6t/Ru c=1 sm=1 tr=0 ts=68ee2ea5 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=6UWhdCim3U11iwMnUWwA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: DcTiVL4n7zydB_iKOG2_F3jQ8tOKUHrP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 clxscore=1015 adultscore=0 phishscore=0 lowpriorityscore=0 bulkscore=0 impostorscore=0 priorityscore=1501 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510130022 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5424 SoC. The IPQ5424 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Signed-off-by: Md Sadre Alam Reviewed-by: Konrad Dybcio --- Change in [v3] * Reformatted clocks, clock-names, dmas, and dma-names properties to one entry per line Change in [v2] * No change Change in [v1] * Added qpic_bam node to describe BAM DMA controller * Added spi nand support for IPQ5424 arch/arm64/boot/dts/qcom/ipq5424.dtsi | 33 +++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424.dtsi b/arch/arm64/boot/dts/qc= om/ipq5424.dtsi index ef2b52f3597d..89a5bd7d2e3f 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5424.dtsi @@ -567,6 +567,39 @@ sdhc: mmc@7804000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x0 0x07984000 0x0 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5424-snand", "qcom,ipq9574-snand"; + reg =3D <0x0 0x079b0000 0x0 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", + "aon", + "iom"; + + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", + "rx", + "cmd"; + + status =3D "disabled"; + }; + intc: interrupt-controller@f200000 { compatible =3D "arm,gic-v3"; reg =3D <0 0xf200000 0 0x10000>, /* GICD */ --=20 2.34.1 From nobody Fri Dec 19 18:48:05 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E08430C378; Tue, 14 Oct 2025 11:06:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439982; cv=none; b=OtLoyalZOCPX9r9+Q2dnoKMMlXYBU2BV8TzKuqdZsEV1PA6KgYOP9Gf0UQ8G4iFHc32tdcwA39jqZA6tgAXB5gNMa5sZbSPNhaeeMD2lGHt6B3vzkYfux2unZ515E3tpS43NBPOP+R2qfV+beUDS7SdWCP5UO/T3oEIaokVM5/0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439982; c=relaxed/simple; bh=2wTJ8ee2YUpBUVA8IIBWl9dDcutgCIO7C4b8tEohmrM=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=GnaNBUNjxeivzAUydnH++m9ZAMenAhk4hE1yjkN2/LGyGAgzwPjqcHjNsWcm+fAMfDfwl9CsrEHb2jpFHccyBnxahX6hIiWBB1xVnJOmkul7++eIXHdOe3vfAQnHVg/WQCXWKKnzAaq+fUirrV6a+wQJ7eSTVcUqjUxKt6WpoMQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=dXHkK8Dg; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="dXHkK8Dg" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87cVt002027; Tue, 14 Oct 2025 11:06:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= dFI4TSnzAhOPJf8avqd/cwCz0IJRJLvWsuJ8tcOxf/s=; b=dXHkK8DgzRB0RZdo sHgI02n8rpHaC7Cmm5bCUpPguvb08brNd4OwHnHFAOZRdG45WrzzSy3PIYodNLh5 XGY+namngSDUEBO23bn/5LaNHcYG93VHAGMs+5a06oyye0JpnXitW0AaZI+VBOCy qi6n3/rdzxqJRDHd4VWG+cGe32VXgnwBeLQrZRk1A9Pzlzv/BdnQ1CBKYzmdLP6o 15IHB/iFNRBrsTEKIBVeK9LD9JF5MLNjXfRwe7mndu35p8aKtigbtqiNrBjxLMo0 Bh6n6JvV2vkaS6r3KCxF10iWhgipqDYPcRNFB2utVyA88JDzg7y7kHtmdYbSUfsT pHLkjw== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qfdk8573-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:17 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB6GMT027949 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:16 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:12 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 5/9] arm64: dts: qcom: ipq5332: Add QPIC SPI NAND controller support Date: Tue, 14 Oct 2025 16:35:30 +0530 Message-ID: <20251014110534.480518-6-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: IQ5sX_FT4KXid5rf5R1upIOcQfFnbMRw X-Authority-Analysis: v=2.4 cv=MrNfKmae c=1 sm=1 tr=0 ts=68ee2ea9 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=COk6AnOGAAAA:8 a=hZ-JTpYKhHfbfY6Hf6sA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: IQ5sX_FT4KXid5rf5R1upIOcQfFnbMRw X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAxOCBTYWx0ZWRfX6+ef6A88/axZ N5EaG7pm/27wOYqM12TGcaA4T0c9BJDsmnpo8HhwnPA9OGpv/mFMqwvba07JFVzVvE5TmbqvlUu XsSouKg8IKK6ZkQ+u5Jm+9OW91ag/Q2mih+DZEJnWbusEgj23o+WDwFT2kJ49i+5DZBUtwhSBmL Oohoiomrbi4dIHbQMcBqHy3soFuzOIrdLQ3CkhTGEu68jzjTCHsU6M2skwaFYPi1/4HQxAgQpid XrbsJpMhSAgBOKHeGaQ9ccNQtV+Ejjr2LYuTdoa3gsTXQuChjAEQLn0z0ILTgMQlSP71dmzLKCS Rn95HR3G7+Ekep5VhcbTDF1W9Ahq+ngNVLgTQrXwbTNLcupRXXoLNqaAnh11UgUyTY5UsTnMbYg GiKj6MK870KBWsHToFP0Lr5Pm3I95A== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 clxscore=1015 adultscore=0 phishscore=0 impostorscore=0 priorityscore=1501 malwarescore=0 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110018 Content-Type: text/plain; charset="utf-8" Add device tree nodes for QPIC SPI NAND flash controller support on IPQ5332 SoC. The IPQ5332 SoC includes a QPIC controller that supports SPI NAND flash devices with hardware ECC capabilities and DMA support through BAM (Bus Access Manager). Signed-off-by: Md Sadre Alam Reviewed-by: Konrad Dybcio --- Change in [v3] * Reformatted clocks, clock-names, dmas, and dma-names properties to one entry per line Change in [v2] * No change Change in [v1] * Added qpic_bam node to describe BAM DMA controller * Added spi nand support for IPQ5332 arch/arm64/boot/dts/qcom/ipq5332.dtsi | 33 +++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qc= om/ipq5332.dtsi index 45fc512a3bab..e227730d99a6 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi @@ -423,6 +423,39 @@ blsp1_spi2: spi@78b7000 { status =3D "disabled"; }; =20 + qpic_bam: dma-controller@7984000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x07984000 0x1c000>; + interrupts =3D ; + clocks =3D <&gcc GCC_QPIC_AHB_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + status =3D "disabled"; + }; + + qpic_nand: spi@79b0000 { + compatible =3D "qcom,ipq5332-snand", "qcom,ipq9574-snand"; + reg =3D <0x079b0000 0x10000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&gcc GCC_QPIC_CLK>, + <&gcc GCC_QPIC_AHB_CLK>, + <&gcc GCC_QPIC_IO_MACRO_CLK>; + clock-names =3D "core", + "aon", + "iom"; + + dmas =3D <&qpic_bam 0>, + <&qpic_bam 1>, + <&qpic_bam 2>; + dma-names =3D "tx", + "rx", + "cmd"; + + status =3D "disabled"; + }; + usb: usb@8af8800 { compatible =3D "qcom,ipq5332-dwc3", "qcom,dwc3"; reg =3D <0x08af8800 0x400>; --=20 2.34.1 From nobody Fri Dec 19 18:48:05 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 72E3930C602; Tue, 14 Oct 2025 11:06:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439987; cv=none; b=rwB2jgX8veRX9yiX/25hDX+ZjglRNefbOUZqlBNajaA9XTH5lamJWfEo+XglQWZX6xB2wgz7OG0fAOfcM/CO2U+Y1hXOxJvks3Sr8eo7lvs2YIPbl4quwOImrFm6UdULKKBfOJX2PTSeog3sKj8h4t6VJuR/h8aDyvPZCa0sX3I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439987; c=relaxed/simple; bh=DXjxqMOXrqJQz5zGWsu+qKdn6uCH66/Khsz/Q4txUmg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=lAxFvF0u9RjW1QLaV6nUc6Wk3DIWba5K0puiJ+oDv1dJSnj8oDBaoAXwtTdmqvqtzxEGr21Fxj1Q2E8aZme/yUkmQqq8xMVRBTBzL83U/RHI3EUOzZFv0mAWc74NF0UMxHykZuDCczi7UF2C6JP77bCDh86pe/1Q1bXeV22+a/Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=VPhB4HGl; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="VPhB4HGl" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87N5X001613; Tue, 14 Oct 2025 11:06:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= pXyNVJRtqYxOBjy7AZBy0gpMObs6HhKijUPFyz21//o=; b=VPhB4HGl9NxTNfAz qiVVfahXOgXF2KMIfwdM/pHY76dZb+GUen+ZXMeQPUQdx4AtGuvuYBl36KMGtYt5 hNydaaC+VxdIOfm0jV14bbCshlNOdJciWliL95+ycQ3u+kmmPTz7KeBTnUT5Omli dzrl1D8gjtecqHtp2q/eejJ8a81Sog9Yl/qbj94OHc5K44xwvz70YkarrrZtck3M I9rD6kDsBv4wHr7FETxQEnOlidsfach22y5Zi00G8FLR8ZewXynkAHtn4d+Bgf8N 4v55964Vd1cK43iCDNI4yT862qW2Lwz3Gk2aQEwVHEKjH7Mr2Wp4ftC2CK+EhpgE GO35LA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qfdk8578-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:21 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB6KX2032642 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:20 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:16 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 6/9] arm64: dts: qcom: ipq5424-rdp466: Enable QPIC SPI NAND support Date: Tue, 14 Oct 2025 16:35:31 +0530 Message-ID: <20251014110534.480518-7-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: 0BDt5Hk8CMAPaLFdZtR3iuUG3wec5Lj6 X-Authority-Analysis: v=2.4 cv=MrNfKmae c=1 sm=1 tr=0 ts=68ee2ead cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=GMCKaWqv3SNeHD9qFv0A:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: 0BDt5Hk8CMAPaLFdZtR3iuUG3wec5Lj6 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAxOCBTYWx0ZWRfX/Gb4N+w/50q8 bda3M4PJcg+csru4XJ3hjs/0t9Tbx8gj0XpxSjmsgeVoH5A5LhAKhxKyrxCXVpoQposYFrt/vWy HgNDUNafnBkiBnq89Xz7RtkC3hsC2sYGNlRj5E6sZXZXHjB6tuKO0RXCgyITo4GP7O6EwJjYSZ+ o0iezl2OzdPn0ID15+3uQwu3xOEnBvhSM4EtTetJVHcvrA7Jatrty+gR0Edq8eI6h5mFOLQM5wa 7vEyy5TLfHHtspzi+XZZuOmfXApiMtVHzobWkWd33IECGNbNshWdlC2tDo6usVmeOyfPwMIF4EF vOVmdNdV2JxDwse+nuDDtaM6YzD1pPtTShelxMv/THlTuS/V7lg7CZMhNUG9KsAB9W6j7cXjG9T AA7m7/t0hDN9m9HAF69FPvzN1q13BA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 clxscore=1015 adultscore=0 phishscore=0 impostorscore=0 priorityscore=1501 malwarescore=0 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110018 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5424 RDP466 reference design platform. The RDP466 board features a SPI NAND flash device connected to the QPIC controller for primary storage. This patch enables the QPIC BAM DMA controller and SPI NAND interface of QPIC, and configures the necessary pin control settings for proper operation. Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v3] * No Change Change in [v2] * Added Reviewed-by tag * Added \n before status in qpic_nand node Change in [v1] * Enable bam and spi nand for ipq5424 arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 44 +++++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/= dts/qcom/ipq5424-rdp466.dts index 738618551203..7c32fb8f9f73 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -224,6 +224,29 @@ data-pins { }; }; =20 + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio5"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-pull-down; + }; + + cs-pins { + pins =3D "gpio4"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-pull-up; + }; + + data-pins { + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-pull-down; + }; + }; + uart0_pins: uart0-default-state { pins =3D "gpio10", "gpio11", "gpio12", "gpio13"; function =3D "uart0"; @@ -246,6 +269,27 @@ pcie3_default_state: pcie3-default-state { }; }; =20 +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; +}; + &uart0 { pinctrl-0 =3D <&uart0_pins>; pinctrl-names =3D "default"; --=20 2.34.1 From nobody Fri Dec 19 18:48:05 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C26F430DEB6; Tue, 14 Oct 2025 11:06:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439990; cv=none; b=Nq6S0gErLs6Q9zXOqu4yU15LegDR19/8mrAeXhJ4HStM1DL00b7/eoTilGc8IcQR40tBDJQSFmNZUnOKEiVElswYwgyuIeyHh9D0TtAigSkjLZK/dHLLQjumXftCTVEasSDZ84YrYclUT/QFahTqFwc3PchcLZW5NyUhzrTG6TY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439990; c=relaxed/simple; bh=uQDtkYHaZSv3+x6OfFMyl1caaCjlyo5BEj+2Si3UOW0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=uR/TTb++wBKJxsmJbCwA3Y36yXw/PrHH3WKMtgracYjw5JqbYj7G61OD62L2/ieucAy1XPWdO4t7eB1ipWoHxliDYhNAIbfw31W3BIZdAcbax7QGYhtKCsxzbrkBjf+7X/BkUs3dZlZg1KK7pNx+Qa1ihim/p0RXcJqKVzSP33U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=GYV1crCB; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="GYV1crCB" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87Nqv001614; Tue, 14 Oct 2025 11:06:26 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= pVHoLMoImsYg4bf1SnrLP/lb9yYPILsNhDc6UrzZ2es=; b=GYV1crCBRAA2s0Fj JUpo3VwYGiYAhEJBQjg3Muewej/f147DGSyxtO2Ws8reqRfVmo5u0fhdv7H3ZLqa i6jZTWcLlP8uREAxlPuxQ89xD9I4LF7jiLRIJ58P3tnUKKzkx5CjLoxyaAKJNT9D dTsRwR+xd+x2NJ9gSFeNJkC5nWW5eIngL99+/vpTxLPKZi4+wTMHuIQRCqGP1PM9 P56iB51v2ZosClI3YJT9jhoUzwuUlkxc42eDomj0D18eQ/fnw+jyyFCb8cyi+iDz 6qz+C98FN+MtGEaCMZE7Zl9fF/yha/bzKA7qEhnttXvz8P2eaWZkrYsrMnLW6/E6 exoeaA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qfdk857g-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:25 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB6OW7032719 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:24 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:20 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 7/9] arm64: dts: qcom: pq5332-rdp-common: Enable QPIC SPI NAND support Date: Tue, 14 Oct 2025 16:35:32 +0530 Message-ID: <20251014110534.480518-8-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: EOG6lm-QDd3Lcra-r2TnL7SNlbGICgog X-Authority-Analysis: v=2.4 cv=MrNfKmae c=1 sm=1 tr=0 ts=68ee2eb1 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=ApJ5WhRBqtmdY_byfOgA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: EOG6lm-QDd3Lcra-r2TnL7SNlbGICgog X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAxOCBTYWx0ZWRfXyAepQCj/RryI cxk4HBA7H+XRwxNpEeGlXoBouqkxPB3ZmJNiUHA6DyiT60Y7CukpDC9vsvys0nQ1R8paukeVGSs v3sS+gy9WZwQkK04+EhKSw538tTF8i96YxgaeWtgql7wLjt60BvRk90CPiWG3UBo8oMK1B3+265 f1MQqYzRxSqD671mKCfUMEGrj93nABYr2aodRqqJx1KMKMxMdI9K7RcETFD7sEiVc+ETekD6ZU7 heoKcQhWsDqbN97/EIUVr9oO/aSPWMgzICYpq/cwc5WKo6NmaLk6OCkQRC4o5203BivnyW+yEkC 9ZcOU0SplLvYPox3vAalfiSihxSo+oBecN6Fn3k3sOSMr9Y9zMmLwV99IJ2Ue0Gl6gkXgHEkWSy U1ZYg5A/LU7II78UAd2tk2yUriyefA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 clxscore=1015 adultscore=0 phishscore=0 impostorscore=0 priorityscore=1501 malwarescore=0 lowpriorityscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110018 Content-Type: text/plain; charset="utf-8" Enable QPIC SPI NAND flash controller support on the IPQ5332 reference design platform. Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v3] * Added Reviewed-by tag Change in [v2] * No change Change in [v1] * Enable bam and spi nand for ipq5332 .../boot/dts/qcom/ipq5332-rdp-common.dtsi | 44 +++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi b/arch/arm64/= boot/dts/qcom/ipq5332-rdp-common.dtsi index b37ae7749083..8967861be5fd 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi @@ -78,4 +78,48 @@ gpio_leds_default: gpio-leds-default-state { drive-strength =3D <8>; bias-pull-down; }; + + qpic_snand_default_state: qpic-snand-default-state { + clock-pins { + pins =3D "gpio13"; + function =3D "qspi_clk"; + drive-strength =3D <8>; + bias-disable; + }; + + cs-pins { + pins =3D "gpio12"; + function =3D "qspi_cs"; + drive-strength =3D <8>; + bias-disable; + }; + + data-pins { + pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; + function =3D "qspi_data"; + drive-strength =3D <8>; + bias-disable; + }; + }; +}; + +&qpic_bam { + status =3D "okay"; +}; + +&qpic_nand { + pinctrl-0 =3D <&qpic_snand_default_state>; + pinctrl-names =3D "default"; + + status =3D "okay"; + + flash@0 { + compatible =3D "spi-nand"; + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <1>; + nand-ecc-engine =3D <&qpic_nand>; + nand-ecc-strength =3D <4>; + nand-ecc-step-size =3D <512>; + }; }; --=20 2.34.1 From nobody Fri Dec 19 18:48:05 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 98E0030DD37; Tue, 14 Oct 2025 11:06:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439993; cv=none; b=szgylv0DV+pyKHgOzttqkV8xn91oiDVLjpoCuz9UL0jjhz6f9ppdAyiS0FaykBtSsADj4fklK/trql7eGClFolQ35yrGPQtb6GgG5kcFS3Qf/0jJLrHbxAtwmuO4oZiSZtXTENDc4lmyQokVZNF5vBMIazVxR3MtL3HvY4oDNeI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439993; c=relaxed/simple; bh=08oCG4NDA5iG7p0wPbgt0TusUPdmJJt9uSeHGGxMYaM=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=f6dclqFefxBeCjL5BBCREB3+dW7dtTXXVK7UN7JOFmSBAFB63ZksDCUspQJpuGjaCzZkru8sM4xJvXKfLs67M2Sxs6I483uYup8obINnMpwXlFOy3ZtTc2DLm8OGyznvJzsOdLLUW7jjZcgkuLyz3Hv2+DRNMecF5u3G7RCg41U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=QDElClUQ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="QDElClUQ" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87JZI031000; Tue, 14 Oct 2025 11:06:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Qh5LA2oDFBQJ4a0FmDywL530zoMD89Po5hnnk+bJEVA=; b=QDElClUQHt1DqoAq LOHgauZS8cO+WlnsrlX9yT2B6cql9Nut1kAkELJ36hh/E+xmwiZL514c5hdDB5zW RcXtL1h1sQ/UQeK2+3i0MQz2airNmduHxBoCfFBOB4hIKRudkB/mTdgcMqmitUOE 7kpZDGvIjyHLjVtTNRf40kNpzjaHJPeobcDRrMGjDqoOT4JodOLsFJaQTRDsH9eN HvEkIS/ILr97q7g5qhSFwwS6ADuHjDFkgVPeBg4eB+77YKuJAg4L487MTSMe3Ftm N7SnF3O7L/Uc6Dqik1/XWnt3hrC9tXr51Dj+z3NBINJRjsjALhKVyIJ+Z8PGXdaX jWsqSA== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49qff0r5yv-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:29 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB6SSk023502 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:28 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:24 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 8/9] arm64: dts: qcom: ipq5424-rdp466: Remove eMMC support Date: Tue, 14 Oct 2025 16:35:33 +0530 Message-ID: <20251014110534.480518-9-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDExMDAxOCBTYWx0ZWRfXzLQ4dnZn+xCE KJn98uK5NwX7MyDXfRAqfiwTEXEZasOp/1V8CVO8RkCdexXKuLGHrdomaBJErzSbMmvCoJCLYVy dVCr1OjF24HOO4alv4qK5O9U19WyAEIHhijhK+cEcf0LXLo3XvOdb4w5EgmHa05ErrHIGZSvrRI kwKyg9Iy4qGAw5CxokPqLZVIYmGsdDAz2vtcOaphEpEhnjPZK9nurU3VDv3ep9yPu64Gm6Ih5y4 EjoOsr/75yk/kY3YBQMotu1ep8wzFiQIMPRP6OpH1bsRdjh+vIR6cV1J+xsXIEJu3QeutWrbY6G BpWQPtGDUm/OtwvWjVdnDXPhSqERRR88AqR5rGFD/agJKtoorjEXGCKNPjgN8bVADc6bjnfHnBZ lfk6CCZN79C6gfFPItnHj95AXGCWyg== X-Proofpoint-GUID: F6IXqGsMP36oNV4cgJdHHIC3mRJWOD-H X-Authority-Analysis: v=2.4 cv=PriergM3 c=1 sm=1 tr=0 ts=68ee2eb5 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=QIVe3DVYhI_-bwApSWIA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-ORIG-GUID: F6IXqGsMP36oNV4cgJdHHIC3mRJWOD-H X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=0 clxscore=1015 bulkscore=0 phishscore=0 lowpriorityscore=0 spamscore=0 suspectscore=0 impostorscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510110018 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5424 RDP466 board configuration to resolve GPIO pin conflicts with SPI NAND interface. The IPQ5424 RDP466 board is designed with NOR + NAND as the default boot mode configuration. The eMMC controller and SPI NAND controller share the same GPIO pins, creating a hardware conflict: Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v3] * Added Reviewed-by tag Change in [v2] * updated board name commit message header Change in [v1] * Removed eMMC node arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 30 --------------------- 1 file changed, 30 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/= dts/qcom/ipq5424-rdp466.dts index 7c32fb8f9f73..de71b72ae6dc 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -124,13 +124,6 @@ &qusb_phy_1 { status =3D "okay"; }; =20 -&sdhc { - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - - status =3D "okay"; -}; - &sleep_clk { clock-frequency =3D <32000>; }; @@ -201,29 +194,6 @@ mosi-pins { }; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio5"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio4"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - qpic_snand_default_state: qpic-snand-default-state { clock-pins { pins =3D "gpio5"; --=20 2.34.1 From nobody Fri Dec 19 18:48:05 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F259D30F937; Tue, 14 Oct 2025 11:06:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439997; cv=none; b=sVennK8txuW2bOV4oTS2SGhB1sHos9tQMScbwRLxeZ8Xhm3vhxSwPVr56Jd+n26TVhH6toiLHe6tnFrKaswuKOkpUCPrKMbAZVoGqHyy78aB+ZfMJk8drctoA5quwIDsQwhtGDKadtEGOad01kpa3dXaLzmYQa3M4HNf9e9ndOk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760439997; c=relaxed/simple; bh=eXc+GQDHy1dAHfsUbLb+ObFQqPk4vjUNL6n4B1nqRSU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fq/H6vV1a3/cpRflPhLMOoDyrMirsCoc9iHAt/9J0I1xjMOcYhhlCz70tvwJ2X1e5ovdLlhHvnDm17JklGuwfBYFNB3v4XpZ9x771D7pqKIMgN6z/o2475WBkkrwj9o/OVqYGofvTYW463aYY7+7PvHONNH5P+PT6v1Bh0Lkxgs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=PETpx36h; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="PETpx36h" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 59E87Oww021230; Tue, 14 Oct 2025 11:06:33 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= EvoswEFKqCWxgivzA+1lqJGYUR5OO5DkgXpNTJrfIJ0=; b=PETpx36hgbYOrtqe TtbsMsSXsSincQOB+QGWw37E/USc728/KwvF5zJiNMRVZ723tZsEFopQEOut0ifq 48dt8SFHq6iiRcq8Mj7agCFEMyf7Xx0iIAyJqk1IbvXbJ7fpOTCWC2FXy3IjCz8d zgGibMl7d7L1MdE/fH46MAFXXT/BkVO1/uB8iZOEt/I/4m+P9PDts3XnGlElhqZh 9+soCpRXdzIFlPG8pwc/yQqew/W4oIG5tEGUXqif8szoUo1OAcUbZtrZzN2oxhWk vWcTuRtuJckqv9pvFJ/R4arFFtw+KE047fw9NHuSFuMjjwGOibRZ61bikgjt9Aza 15km9A== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49s6mwjfr6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:33 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 59EB6W9D024625 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 14 Oct 2025 11:06:32 GMT Received: from hu-mdalam-blr.qualcomm.com (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.24; Tue, 14 Oct 2025 04:06:28 -0700 From: Md Sadre Alam To: , , , , , , , , , , , CC: , Subject: [PATCH v3 9/9] arm64: dts: qcom: ipq5332-rdp442: Remove eMMC support Date: Tue, 14 Oct 2025 16:35:34 +0530 Message-ID: <20251014110534.480518-10-quic_mdalam@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251014110534.480518-1-quic_mdalam@quicinc.com> References: <20251014110534.480518-1-quic_mdalam@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDEzMDA4MyBTYWx0ZWRfXyqrIYzxPLzj3 58RxST3jUp2/wQ0rYMAfVjfo7+pe8RlIktusLJU/swpUTYhvvhEpMe84bZtPm3WyV62gO3Fyu9V pzgGENiDbxR1BTOIaqUi1T157fW0HOIv049gb9gnPKYvlbSVwBzyORpdAQHmwUvz79AJoXK9ldx XVEO3jDI4XGcgKJMss7amj/pBgE8Lbdd/5zfJ5rzkR5Q7LTyctLu1Kyk0eggV/JDGGN7hq2sBZR 9EcQ0tzOTODHYNEpO+OGRrolrNF+/xCSeuhrApKr8BBLWGf5REXhgbW/g3wMh7DDZNHx1zTAnbe iGezSd5OwTT+ObNI2glYDen/8S/Thp50Ug/casi+ASYQs9GIGh1KgV8m8/nXGOm5waNXbcBBJuZ Q9r8Z1D/dqFGZO4erFih6gQzuHMP3g== X-Authority-Analysis: v=2.4 cv=Fr4IPmrq c=1 sm=1 tr=0 ts=68ee2eb9 cx=c_pps a=JYp8KDb2vCoCEuGobkYCKw==:117 a=JYp8KDb2vCoCEuGobkYCKw==:17 a=GEpy-HfZoHoA:10 a=x6icFKpwvdMA:10 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=fuWxvNZPvO_ztXA3lyEA:9 a=TjNXssC_j7lpFel5tvFf:22 a=cPQSjfK2_nFv0Q5t_7PE:22 X-Proofpoint-GUID: RB30ZoRmX9BjsCTYEjy-oVb0myqIyIi- X-Proofpoint-ORIG-GUID: RB30ZoRmX9BjsCTYEjy-oVb0myqIyIi- X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-14_02,2025-10-13_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 impostorscore=0 spamscore=0 phishscore=0 malwarescore=0 adultscore=0 lowpriorityscore=0 bulkscore=0 suspectscore=0 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2510020000 definitions=main-2510130083 Content-Type: text/plain; charset="utf-8" Remove eMMC support from the IPQ5332 RDP442 board configuration to align with the board's default NOR+NAND boot mode design. The IPQ5332 RDP442 board is designed with NOR+NAND as the default boot mode configuration. The eMMC and SPI NAND interface share same GPIO Reviewed-by: Konrad Dybcio Signed-off-by: Md Sadre Alam --- Change in [v3] * Added Reviewed-by tag Change in [v2] * updated board name commit message header Change in [v1] * Removed eMMC node arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts | 34 --------------------- 1 file changed, 34 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts b/arch/arm64/boot/= dts/qcom/ipq5332-rdp442.dts index ed8a54eb95c0..6e2abde9ed89 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp442.dts @@ -35,17 +35,6 @@ flash@0 { }; }; =20 -&sdhc { - bus-width =3D <4>; - max-frequency =3D <192000000>; - mmc-ddr-1_8v; - mmc-hs200-1_8v; - non-removable; - pinctrl-0 =3D <&sdc_default_state>; - pinctrl-names =3D "default"; - status =3D "okay"; -}; - &tlmm { i2c_1_pins: i2c-1-state { pins =3D "gpio29", "gpio30"; @@ -54,29 +43,6 @@ i2c_1_pins: i2c-1-state { bias-pull-up; }; =20 - sdc_default_state: sdc-default-state { - clk-pins { - pins =3D "gpio13"; - function =3D "sdc_clk"; - drive-strength =3D <8>; - bias-disable; - }; - - cmd-pins { - pins =3D "gpio12"; - function =3D "sdc_cmd"; - drive-strength =3D <8>; - bias-pull-up; - }; - - data-pins { - pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; - function =3D "sdc_data"; - drive-strength =3D <8>; - bias-pull-up; - }; - }; - spi_0_data_clk_pins: spi-0-data-clk-state { pins =3D "gpio14", "gpio15", "gpio16"; function =3D "blsp0_spi"; --=20 2.34.1