From nobody Fri Dec 19 20:32:36 2025 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 01E9F31355E for ; Tue, 14 Oct 2025 12:39:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445591; cv=none; b=fhdFJN3oTZ5rt2A0461aAmRMqydChqvm81CNIO72reAWS3J2VTYtt2Z5TYM40HOBN3/USkl/Q0MYI/oftUma2c5a3m7jIki+2oGw4cRTcfE9yJ6GUbz92d9Qwm48eoDgQlqT8buOdasH4kCRROC4g3xV3OBYuwgO0+vj6RniQEo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445591; c=relaxed/simple; bh=61wZACbGiApdxvo/q+Y5/hhZVi0w2Eepq6MN39OrES0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=H6SS1udo+eC5+3Ni9aJYkLusBI9q3ATjxMUwr7h0mxcC94+pUBGsJ/j1sLaXKys0Dh3Vq3I+kuJC5pK7b10oZmAFbxkGuKWA4EkkA316gvGjqinnTUi82JxCXmBgXbeFTQe+E7LvUGtyoRWmPuW7d0GcMnQeHKRTlR37yJs8Ugw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Yoe9al2D; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Yoe9al2D" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-46e34052bb7so62702155e9.2 for ; Tue, 14 Oct 2025 05:39:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760445587; x=1761050387; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=JPSmW0Y5fO87JOKU3GosvnqWQZ3LgXUPPNLQhl6IPJA=; b=Yoe9al2D31Y44kWKrjLzyiQ+UcEogc++lW55ceW6/wKDRKhHR119nUimlK4+qdnXGb f823lOj8qJV6Zy0dy0gFgzR5iuI7txlkBHv4MGUbzp1a8krStSML/eHcXl059W+PEPK4 g5KaN4ghswYodHrp18QQxFBeBsMJM9PHp09XkokFSnC6MMqGhDHeI+VQ1MNXG3zf6/Bb Jnag+hkGYNtYEsj3nKPVlnqqcUfwacTowQR+I0oTHhdaGmljiHkUeWyLkIVG0o/mesUi k811PNKTJOXiHZ9A+DIZPBi+UOKD98L5lkgrihJYDRaXQZqTiVGMNl0bGNH8pta1tdJE NBRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760445587; x=1761050387; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JPSmW0Y5fO87JOKU3GosvnqWQZ3LgXUPPNLQhl6IPJA=; b=H8I2mm5ZUd8Q+qMYnPme2oPG4yoZzjhr3+Gxw8jDbfl9eV8TcJg3iTvlLGt4o8glpu qf07GIZhHFou0fDHmC2K50vejWCSCZgsXKVVydRIjSSM7ymANdbK+uJyEi5GR2mAnmBc o93WNNdtjxs9k6XRNkA571zJJlAmpYzWxrUgVcIKiykVCnJO9wKM8r2m00Dp475Z5Nai GAKyNZ0+zFPa8ycYHKyD5JKTy8/2KzEjEzGRL3UlpE2wpIJSJdSGcQczFOkgsKl9ox6d 6T25HxOhWBITKeTKyb3SbiDQk4FZEhCM0o5NsXXGKP5XGfKdCBoIqyeIKF4wbfiijBL/ xXKw== X-Forwarded-Encrypted: i=1; AJvYcCXt4hi4pumnCOsaC/En92wjQVX0b73VYCDD9Bk6eGzFY+h9UFFJhUfvrDnIQQ8qassgFDKY7d9esUDlNTo=@vger.kernel.org X-Gm-Message-State: AOJu0Yx9ITdf+8YomKxl3kEgunzcaKXBnK/Hu9xaTdwP5ZfxncBImtex QZhDfL+WQnXHV307H2PlUh/NCTrNnP6f3q/Amkxf9zp64X0n+mpaQ4AcUEh0YqgdJqvAvaHcX1j QII9I X-Gm-Gg: ASbGnctMXgphwGszqgpJoriz9vIdH6YdResi4awHzzUoyalHNVnznbUbo3UJMQqh7Ag 6N1d3Oc7K9WCcZGSy1ZvGpgR7jp4GODh0e8sUMGF2rs3vYbMHaohkS9tm4mFSHXy8YnwO1lmXBX H5P0Fzb43sw4zQCIO6UjX77Pg5NXK7WtFu3R0E7Irc0fbEt4y7a4EubCnHxw+dAtCm2p9GnA4wq V2XYLrQoyEZiq8WDpzO5mkPrWEPxzRbbNCRRJENIgcMmgXerGxcPEqrVnZApVEn3svqcFNQNWKS 9EPhacWjJFOMKL4VyIZbbtdbi+cmJbTZhHy31I36d5Eapa7EGU0srXI97n8VM2aGHBlPI3AdcC+ o+qEd4XvJHvmbe/BZvNpbmkzvPqcsU1zJH/x3osnCIXK9TQePuXlmPQ== X-Google-Smtp-Source: AGHT+IFhCx9LG/sNyz4QzAZ1teVlLZwSJZtjGv0gfJbr9mE552ZhSbiUgWa1Xour/JQpZ0Bv7eO7og== X-Received: by 2002:a05:600c:529a:b0:46e:37a3:3ec1 with SMTP id 5b1f17b1804b1-46fa9af1797mr169030655e9.24.1760445587067; Tue, 14 Oct 2025 05:39:47 -0700 (PDT) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb482b9easm245813815e9.1.2025.10.14.05.39.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 05:39:45 -0700 (PDT) From: Abel Vesa Date: Tue, 14 Oct 2025 15:38:26 +0300 Subject: [PATCH v2 1/7] dt-bindings: display: msm: Document the Glymur Mobile Display SubSystem Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251014-glymur-display-v2-1-ff935e2f88c5@linaro.org> References: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> In-Reply-To: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=9474; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=61wZACbGiApdxvo/q+Y5/hhZVi0w2Eepq6MN39OrES0=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBo7kR4fmqhF8qbZW6hJZzSbltx8m9zF45nhh2Kg Pro0gY350uJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaO5EeAAKCRAbX0TJAJUV VgVnEAC2j0tUBw+EdAg5gI5oEDd8MhEfnDUQGSDoNOHrU4hIf/k+z+uiRgJ9vHbiM4PDBWDlzGe LC8RHdaiMGgAtclw9dwuXgCG5EJLjVCN+RTPO8Aeeiqyeq8fCObVxx7guPGH19b7me3bkPjju9Z 5LAMx/c8a+f/R8NX2JzvWJfDUHrOeUXLGAigj5SbrrfzANaaa+wEaTZs5c17ho5gPtNpU/xeC3O wSHG2lIGwXGuuvT/Bn8AY2vBX6XDU8gnJ4ECp9wjc5JOR3x0AdiRy2xWZXGrydlEGftsah1kQDP pIPwXMpcq0rnmdiZhDcbnl2VphLtqGaxw1puMwBeci+h1Acl7DcVDCb2ZJ0Rv8TqpqhPEZGbs1v evTbcubBuirt5u6MihyaqjCSIaNduVwIAxt+ne65tagwaNehmx91niqlNDOuFWnANx4IElaERid 5Q8ATu0y8iO+WBag4EHtjqkZZcK8CbyOjaAycXWzEKmrCmZea9T6O+KsEfM2ntPgNnxNpsB4pFd D+ZHhNQN3Mo4MLc/InbTIOCUoIrKbdOzvZOWGaiq1dkeVizBedxH/KPVg/xKh6YhGpGPxGeyas/ nLaUogJSzojhIKvGgZfoK/YOHARfMRRq/8bybFiwNlgjapY0qId3DqbnMDgvpxEvkoZ1w9Z6fT3 yssWw7YfFl+a2dA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add MDSS/MDP display subsystem for Qualcomm Glymur SoC, which is is 2 minor version increase compared to SM8750. Signed-off-by: Abel Vesa Reviewed-by: Krzysztof Kozlowski --- .../bindings/display/msm/qcom,glymur-mdss.yaml | 264 +++++++++++++++++= ++++ 1 file changed, 264 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss= .yaml b/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml new file mode 100644 index 0000000000000000000000000000000000000000..2329ed96e6cb37bf63a686e966a= a81e690fc5dcd --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/qcom,glymur-mdss.yaml @@ -0,0 +1,264 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/msm/qcom,glymur-mdss.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Glymur Display MDSS + +maintainers: + - Abel Vesa + +description: + Glymur MSM Mobile Display Subsystem(MDSS), which encapsulates sub-blocks= like + DPU display controller, DP interfaces, etc. + +$ref: /schemas/display/msm/mdss-common.yaml# + +properties: + compatible: + const: qcom,glymur-mdss + + clocks: + items: + - description: Display AHB + - description: Display hf AXI + - description: Display core + + iommus: + maxItems: 1 + + interconnects: + items: + - description: Interconnect path from mdp0 port to the data bus + - description: Interconnect path from CPU to the reg bus + + interconnect-names: + items: + - const: mdp0-mem + - const: cpu-cfg + +patternProperties: + "^display-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + const: qcom,glymur-dpu + + "^displayport-controller@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + const: qcom,glymur-dp + + "^phy@[0-9a-f]+$": + type: object + additionalProperties: true + properties: + compatible: + const: qcom,glymur-dp-phy + +required: + - compatible + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + display-subsystem@ae00000 { + compatible =3D "qcom,glymur-mdss"; + reg =3D <0x0ae00000 0x1000>; + reg-names =3D "mdss"; + + interrupts =3D ; + + clocks =3D <&dispcc_ahb_clk>, + <&gcc_disp_hf_axi_clk>, + <&dispcc_mdp_clk>; + clock-names =3D "bus", "nrt_bus", "core"; + + interconnects =3D <&mmss_noc MASTER_MDP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&hsc_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIV= E_ONLY + &config_noc SLAVE_DISPLAY_CFG QCOM_ICC_TAG_AC= TIVE_ONLY>; + interconnect-names =3D "mdp0-mem", + "cpu-cfg"; + + resets =3D <&disp_cc_mdss_core_bcr>; + + power-domains =3D <&mdss_gdsc>; + + iommus =3D <&apps_smmu 0x1c00 0x2>; + + interrupt-controller; + #interrupt-cells =3D <1>; + + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + display-controller@ae01000 { + compatible =3D "qcom,glymur-dpu"; + reg =3D <0x0ae01000 0x8f000>, + <0x0aeb0000 0x2008>; + reg-names =3D "mdp", "vbif"; + + clocks =3D <&gcc_axi_clk>, + <&dispcc_ahb_clk>, + <&dispcc_mdp_lut_clk>, + <&dispcc_mdp_clk>, + <&dispcc_mdp_vsync_clk>; + clock-names =3D "nrt_bus", + "iface", + "lut", + "core", + "vsync"; + + assigned-clocks =3D <&dispcc_mdp_vsync_clk>; + assigned-clock-rates =3D <19200000>; + + operating-points-v2 =3D <&mdp_opp_table>; + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dpu_intf1_out: endpoint { + remote-endpoint =3D <&dsi0_in>; + }; + }; + + port@1 { + reg =3D <1>; + dpu_intf2_out: endpoint { + remote-endpoint =3D <&dsi1_in>; + }; + }; + }; + + mdp_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-325000000 { + opp-hz =3D /bits/ 64 <325000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-375000000 { + opp-hz =3D /bits/ 64 <375000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-514000000 { + opp-hz =3D /bits/ 64 <514000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + + displayport-controller@ae90000 { + compatible =3D "qcom,glymur-dp"; + reg =3D <0xae90000 0x200>, + <0xae90200 0x200>, + <0xae90400 0x600>, + <0xae91000 0x400>, + <0xae91400 0x400>; + + interrupt-parent =3D <&mdss>; + interrupts =3D <12>; + + clocks =3D <&dispcc_mdss_ahb_clk>, + <&dispcc_dptx0_aux_clk>, + <&dispcc_dptx0_link_clk>, + <&dispcc_dptx0_link_intf_clk>, + <&dispcc_dptx0_pixel0_clk>, + <&dispcc_dptx0_pixel1_clk>; + clock-names =3D "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel", + "stream_1_pixel"; + + assigned-clocks =3D <&dispcc_mdss_dptx0_link_clk_src>, + <&dispcc_mdss_dptx0_pixel0_clk_src>, + <&dispcc_mdss_dptx0_pixel1_clk_src>; + assigned-clock-parents =3D <&usb_1_ss0_qmpphy QMP_USB43DP_= DP_LINK_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP= _VCO_DIV_CLK>, + <&usb_1_ss0_qmpphy QMP_USB43DP_DP= _VCO_DIV_CLK>; + + operating-points-v2 =3D <&mdss_dp0_opp_table>; + + power-domains =3D <&rpmhpd RPMHPD_MMCX>; + + phys =3D <&usb_1_ss0_qmpphy QMP_USB43DP_DP_PHY>; + phy-names =3D "dp"; + + #sound-dai-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + + mdss_dp0_in: endpoint { + remote-endpoint =3D <&mdss_intf0_out>; + }; + }; + + port@1 { + reg =3D <1>; + + mdss_dp0_out: endpoint { + }; + }; + }; + + mdss_dp0_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-160000000 { + opp-hz =3D /bits/ 64 <160000000>; + required-opps =3D <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + required-opps =3D <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz =3D /bits/ 64 <540000000>; + required-opps =3D <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz =3D /bits/ 64 <810000000>; + required-opps =3D <&rpmhpd_opp_nom>; + }; + }; + }; + }; +... --=20 2.48.1 From nobody Fri Dec 19 20:32:36 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5DF22313E26 for ; Tue, 14 Oct 2025 12:39:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445593; cv=none; b=dr/Uf09OL8jfh4G8U/CXGN39u0Kf2XgWhbC8nn1Z36C8UUmFJO1UO+UOv2V5i/UsGiP0Asvq6RSmQIh2Uwu2jEtnRofBnq5vBEPzriO5puz+sL+S8q8lyWTIvwyIY1ZUvqgG4ji5eHhbZEDswnRT04qnFiSJVTkWxN9XNHnQ12s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445593; c=relaxed/simple; bh=Kp1VLU4+XFZTkZgR+tSxksnxkxtMD6rynYbzEXze+LI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ONjcB3anoxqkIzDG2w2+SDlixCAtZP0tkuzkz7hLe2JJwHPonYYUJF087muycp7n02UrCtFZE0czr36B83uaimVC/ICBlPVMtp8A6ICpK3Pl6u3mq+3T/CcoaWzAnzzjDJOUqS/yed3QrYqXSaVQkHUQfpYxJxcOHu2BDhe9LwM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=CX/CsTCM; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="CX/CsTCM" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-46e4ad36541so55299495e9.0 for ; Tue, 14 Oct 2025 05:39:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760445590; x=1761050390; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Jr7LNKVjdtViBKNRpmGFnlxclR+yg4rYU2bymPMGPFM=; b=CX/CsTCMKPW2iJ2bufUF90Zg9lIEqAJEkMpApReOn2SroNiCZdxQcxqC4aPg2Qv3pn Ks/XDOz+lQv7dAqmazdF7hPUMLzBZ/NH7htOh4jUBC7N1h8NVh0H2oa3P3u6gCLQT9L0 TQqsKrVfFirgJdA6LISWXyBM5cNFlWCBgSc+32c5iPInNhKlil+QWXDHRtDg7BaLpNSc Ez6mmmuLD5Xkp6rv4R4PbINjtgLxBcYhI3RfW9wWnXTnTRnLISz1mVGcnPThXz1CVMOT gx3vkQCnBKL66wZCyEQWCmKxMYeGpK5/fUVMPbQ+4e4lKxMCXEZA9W92kEr9iAluXgIo SsIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760445590; x=1761050390; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Jr7LNKVjdtViBKNRpmGFnlxclR+yg4rYU2bymPMGPFM=; b=dHDU70bZ63OGk4ePFxjXeFBHuJ6tCzVmPDXnVUsDTDMNgLikLFmvPHxS5BHqbU6Y+O IiNHA2Yp4tGWX93RwHTKNSiVydFmFgowOo4GagNMurRCS7shKAReyTiXkIVz93QJhPHt 9bdpIqzELTeF9IKlLqKGPZKWZHCas1FUMsovBOO6kpPqRzfIx5m1938EkcuvBwFGdDd/ MMeBC0l33OFf6N17oW7ffB2iVA4IEnTOZcXBtmfiX+7qSb+1AHasWD/CixQIG5XRG/zm HiJpm3ewsvwbONF79N3ea/ysUB9HCVxgaXkmjumdBncb/OaVuZWgfZfgNUO53WxZME+g 2osQ== X-Forwarded-Encrypted: i=1; AJvYcCX/0+8LFmbn1vbt9Dk6RpeF+geF1ZVQwpx8bnOGxVTfhHsi8kTFfzfbUCezKsPMiCfo3sgS6mfWdgwXeKA=@vger.kernel.org X-Gm-Message-State: AOJu0YyVTCTYEZOSqwvBa2vOoC6ymq9nXkDgqEJO61fEVohnBBAJCeGy fsnxuMUGRP6vi6MOk7/l9tmHkHMSrXZ2EW9uTpykIc3ox1LrYfhBe31DD7KpovFQs94= X-Gm-Gg: ASbGnct6x8jIkCab6M7Pb/Fl1R/51qRTcSoe49YkYFMbnkxeA3H2nz6LBzLEIk6laXd TaJGnXHzMVMGctp8LjRXs3UitDoLVdH+CVN4hKeCnr9kK4ARQUp9i+b7MCAw3NkX31EOLOVZA8W 3+a1+hUIbfnruqeOW3IpNTokS12fhXEJXAwN/0uPW60tqqlk/x8bxjjV/h/3KhfrHq2SCKPJdpj BJCbqKzzVxwyBGzhAqBO4WuuDrqgz9zbVJSdt3nYpEi3V+swcTyXYfQVJYLrDKtQTu7Vih/XcV2 Gxz/M0Gs/dR+mi7g+GX6Z5f9qFejQeoDVckZWNd1ByDqhzpzV4hLSAxwBqTzrPu8wTaf1df/y5f sy5MIg+oJ9IjyJMuPNZCnQ/ASOaRCTjpEu3datixIy1E= X-Google-Smtp-Source: AGHT+IHAXgms3trWgiDz3u55yLhtlw8BrtHFyAYkIq3bD8Vv0swwJtxLa54vKVKdMEk/wnjboazR0A== X-Received: by 2002:a05:600c:529a:b0:46e:37a3:3ec1 with SMTP id 5b1f17b1804b1-46fa9af1797mr169031645e9.24.1760445589676; Tue, 14 Oct 2025 05:39:49 -0700 (PDT) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb482b9easm245813815e9.1.2025.10.14.05.39.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 05:39:48 -0700 (PDT) From: Abel Vesa Date: Tue, 14 Oct 2025 15:38:27 +0300 Subject: [PATCH v2 2/7] dt-bindings: display: msm: Document the Glymur Display Processing Unit Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251014-glymur-display-v2-2-ff935e2f88c5@linaro.org> References: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> In-Reply-To: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Krzysztof Kozlowski X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=973; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=Kp1VLU4+XFZTkZgR+tSxksnxkxtMD6rynYbzEXze+LI=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBo7kR7zNKJOIizYJYTJbed1F26+5ZN3nJ4Je/hH Ps12u9TJkCJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaO5EewAKCRAbX0TJAJUV VhOPD/4mZHHz07jsa0zUshCH99Xrwc63SDUROmR8zffg5Wx2BeQwNJQjXZ59ZokT33sQYBsW3eG jHhBaHhD54ZQ7hO2wc1x5AeeMeD2Rdnr8tx42UvPNvTDX4a1TrMs/sNgEmCU/rO3QWONz29A9r9 Uf7x2QJMXMvjm8bYx26tcYl6Dq/eCgVBy4T2jmvFdB/dqXzE8EV1bHEStTOya7FBEaj8JdqpImL 3XkYN2FZcRwRh/w5PIy7wWyNS7yaMCTUezh1BMfDhS/F+kVuNvYY1ne8kfWnWrFWl4CcfVZFEy+ BMbNKHwJ0ogGaBLwQYkEYkbiUZBB0q1CSmQ5k9IOFTes9MP5ufN9261LWTh/EKeG97Og72+k4w9 9XZTqun4G1auZA8Ji2LHdT5myLBSdDtkqK09j1MUdlHzg91aIlnREuhga2LsXNKoELaYC7rkoOV elQAHm7H9EU6F5vogscetdkcfJ7lEu4sjzNWc1XZhR5yf50VSvrMZVnl9aoZKBqHhEc87Z3R4Ru BaF4nGknqkDaTYNXu5SimEWFag3fdtaQGNkNpjC0d9LKu3NeRf9FwzzMqSmf8hahWBc965HHdK8 fM6ULYEEFI6M6sm2Orh/2m971QNF35kEFfuKzB+QmALQu8O+fBOAGc6G4w3tFuI/9FQ6Za7do8O +SkapL0bx7k3maw== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add DPU for Qualcomm Glymur SoC which has very few changes compared to SM8750, just enough to make them incompatible. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Abel Vesa --- Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.= yaml b/Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.yaml index 0a46120dd8680371ed031f7773859716f49c3aa1..feb1b8030ae0e381118a9482252= a915199e19383 100644 --- a/Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.yaml +++ b/Documentation/devicetree/bindings/display/msm/qcom,sm8650-dpu.yaml @@ -14,6 +14,7 @@ $ref: /schemas/display/msm/dpu-common.yaml# properties: compatible: enum: + - qcom,glymur-dpu - qcom,sa8775p-dpu - qcom,sm8650-dpu - qcom,sm8750-dpu --=20 2.48.1 From nobody Fri Dec 19 20:32:36 2025 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E82BE3148A8 for ; Tue, 14 Oct 2025 12:39:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445595; cv=none; b=T9yEqT1N2XLGfKYrR61kY66h14P5GDzNa+1CN+dvmjAA00O5nZ6KVxLFlereLwkxfxDmp0Loi7Yz/Bz0FfTVVfphNQoRzZ5IwQGUcpxsTG9VGq0euKmlVoog/NYt2Xrqx25UXX27R8bCEjfdGKwMW5GfrtUNV96j0wTUUIvZnfo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445595; c=relaxed/simple; bh=MdFy/rEtddPgNfs1nNoPDNK3EzZtOK6/402QnuCksD4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=cSbYlxo5e8J80wyK/9luKyUeit/RXWNfLHouO/ZBucd2ibO+5EhRHxuXTeLQJZBUUeWQE3YNETSDBHu2gv2D3+d6I44qiUWbDVNO9C6/12pmFQkRJGnAH9Tp5jNK1//K70qlef7xFQaLQdq/F0nqka+hmXh6E929h914lzY6wd4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=FNJ80/LI; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="FNJ80/LI" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-46e6674caa5so27539245e9.0 for ; Tue, 14 Oct 2025 05:39:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760445592; x=1761050392; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=qz/PnsLNKphGj4wu5t6w0DkX4PTYLFQZn42Nmg+SPjs=; b=FNJ80/LI5wdNSIel17Na7akokWn9IxQb9gxeEllyT7aSu+TLb5guXs9POJoODrt57N 8SdKwUptxP2HcZEIGGKhrea03YStv9M9Hi4trXAtNItAqx/yB5cCjPcoLCG6yNO9gcOD ilDCY6wJU0VHG5IF79iKIuZXIztCQHoqDy6v3/FYevqn4IJnqbkW5JUrFchMv7SR+bip Omm+x1bHlyL9w6MeCMJxCXlGlgdnQpQH8XcKxzVFUVBB/1Ea6fanpIWIUoXcd04RYYFC Wyty6ndKmzHxBl2+mr9EQoOPlS6O+hoH1B5dGKQNgA3vnU4Q2IeF/Z4iNvhMnXBFBYlE tc8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760445592; x=1761050392; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qz/PnsLNKphGj4wu5t6w0DkX4PTYLFQZn42Nmg+SPjs=; b=t+X2f7DtEB1DPanl1ndNcGXQG6wmlvUdQnjYrzxy7vjU7PxddBch+8DjCS6zvVaYtz VJ5n3NDz1MzWewa+U2e4KjR6+Y4HAXNPe3hF/f2DFJ/YUvTKHXU9yuEHZ+i5YVV93+of bwQz5BAdSHdfPzZbFOYfJNEh3TRX7I97+EaexyLJjDvG1wODacrCxzir9kHNLvamZBA9 Ahy1AWaIZDa3TJhT/9FlGzjy+7Os4lTjEPIJ1PvnWz4lAGTIWyGw2zSWAKEJqceR9Rxj dC93hYeKjKHqtBKgTYQpK+xRDdEQBgLGKIeUGdjP50H5umQlW6Dp8WJwvHZm1fkrBn4Y yGhw== X-Forwarded-Encrypted: i=1; AJvYcCUzO6wmizLFHCsI3gS4AY2UrtqmJkNpP5IWvv51ugo8H3NU479qTH2++p+mwL58PwgV1Fi1oIUXdeBA/uI=@vger.kernel.org X-Gm-Message-State: AOJu0YzdFWVHUc3tCRLkevr9XtdKLh++4hA3GOs5mOUxm/itXvEWoEKl a3o8RoHt8y3g0moKomENmw0JNill/mZ0YCMtqSVo3B//KSXuTbgRSAtueb0T3o9OsGM= X-Gm-Gg: ASbGncvu/7NuHVc9I5d72fmXvsFbEoC3tSTI9uT/UE6DunfTwOHYUc3DNny88AUhsze TdQ9Z5io+BSsQGYKlO2d7GE+ffW+hCKIHIGahHvp+iWOZ3Km9O0NagLAYj/qqqUka0UOf5vswZC NPKoMiW5iGlFyW/B/vZqafEVSFwXgtmLMroGzE6D0KpED6H7RYHLIm8kdDzCYOK7nvxWUjYGGAD PBNfxqnsY39DkMfX0auu1Vw9mszpR9989NPxSrXgO8UjnOp23VQ6F/0UXeSt/eddBUha4rra/Dk sVDt6adD2EaM4c7C7Adlj0pAo/AmbODf1EP4DAcqTcXwzJ8OEdT8Nivbxra6Bx2QejFruv+fiTu Upo52Uwi9pSur4XMw6iJXLoK4jjL89zfmJ52717SCPxobhnVSxNmVFw== X-Google-Smtp-Source: AGHT+IHzYJeuQSSdvaVBjpsWcRolFjsrBPl+V+3N9Q0foLP2Jk9xC8lRLIlq37tnavPAFSq2mfhuYA== X-Received: by 2002:a05:600c:8288:b0:45b:910c:adf with SMTP id 5b1f17b1804b1-46fa29e1c33mr195599705e9.12.1760445592221; Tue, 14 Oct 2025 05:39:52 -0700 (PDT) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb482b9easm245813815e9.1.2025.10.14.05.39.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 05:39:51 -0700 (PDT) From: Abel Vesa Date: Tue, 14 Oct 2025 15:38:28 +0300 Subject: [PATCH v2 3/7] dt-bindings: display: msm: Document the Glymur DiplayPort controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251014-glymur-display-v2-3-ff935e2f88c5@linaro.org> References: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> In-Reply-To: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Krzysztof Kozlowski X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=1535; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=MdFy/rEtddPgNfs1nNoPDNK3EzZtOK6/402QnuCksD4=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBo7kR/MpIlema7vtLO10UuZNhTbFIUHH3e8z84D RD9ZYXA9NmJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaO5EfwAKCRAbX0TJAJUV VotJD/4pqgqFjwMjWLdSHRE8WR5WgFHxPv7BKsET1/cjItFQcfJdEmvTVQM2JhaeXBC3ID8e4r8 ZUFwza4CdlWeAu2e9AOADQaj75EC+ESZYnO5xKA66sPTWOgqqVqLBtiIYLChP+amJNT4h4asBnc /TbZAn3sKR9AIV/DnPYO4jd8G5ixRVlIXMdiEmO8BGtsIkZ8IfsyLR6ETj2k/qZ9MRPW6fCE+o+ efAXMnFFUZmq5DtPsJhH3lY00BWyKSjU/yO+xdSLBqQWD3uuRJgawppPogzmvuCS9leP/+vnROX lEl2LQrx72CvkyZcCYnjlNHr9L1CCa0k94m6FTZZ4nDBa1DSNaX6LK6AzZBbdfoMo4UlAYzx6nw cGviSA5kYeFFXTVB/E2WfCGsTovozMhbZ9fbbHw4XAFgyPm1mrFlWd/7zA/1TQ4Q+Fk1xGYvVjH hP0ozzif5id5Yy+cs55bW+tGQ+9gJTne0IYwFEbf+7FMtxp6kOfG1v25f2QijXVxASNLFmm6Xir o6APPe5LfGH9KGadmGs5vjsr5UEiZNqAKMHYvwzW1QbDSeuNwdCrpXaAjAaCHGUeZR3ghxrVa7B zjX/ZZj2ES5hGZZ6HJD5+vA7t1o6te/0HIpJbR9n8XxjWa2xWpEpYBXedbvALc//XypGakqKz/E tfk3cRnRS/t4WUw== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Document the DisplayPort controller found in the Qualcomm Glymur SoC. There are 4 controllers and their new core revision is different when compared to all previous platforms, therefore being incompatible. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Abel Vesa --- Documentation/devicetree/bindings/display/msm/dp-controller.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/dp-controller.ya= ml b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml index aeb4e4f36044a0ff1e78ad47b867e232b21df509..26f5043748c166aa44be4e62445= a63106edf9578 100644 --- a/Documentation/devicetree/bindings/display/msm/dp-controller.yaml +++ b/Documentation/devicetree/bindings/display/msm/dp-controller.yaml @@ -18,6 +18,7 @@ properties: compatible: oneOf: - enum: + - qcom,glymur-dp - qcom,sa8775p-dp - qcom,sc7180-dp - qcom,sc7280-dp @@ -195,6 +196,7 @@ allOf: compatible: contains: enum: + - qcom,glymur-dp - qcom,sa8775p-dp - qcom,x1e80100-dp then: @@ -239,6 +241,7 @@ allOf: enum: # these platforms support 2 streams MST on some interfaces, # others are SST only + - qcom,glymur-dp - qcom,sc8280xp-dp - qcom,x1e80100-dp then: --=20 2.48.1 From nobody Fri Dec 19 20:32:36 2025 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B9A023148D4 for ; Tue, 14 Oct 2025 12:39:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445598; cv=none; b=J19QDcVCkJPb6kJOQDcjjvboycwH67bYpsMq46GZEpE4v+Gjm4lFaEjYHpr5xTWxE821jBUEzp0/MgFSTxe/H3/ne+DTLhwTJWpwVWaUwwUcLJHwDCydBjpnob/9D3bOzrDKES4dtnaGdr/5pqkY4XuefrJX6y8lrhdLp14Essw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445598; c=relaxed/simple; bh=m/Ryf+3/Ba7bj8cfGk0q+ZCXj08lxgpxWe3j8JBvzwU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=d17IMxOPzGaoDBNEcNXtzzSCxkGYMzL8q9WAf52lDbFf53l3ZY+yLo4wTmZChFKLJekb2Ke07yS5nQANh4ek1qURzG9QYZK+9Qk7xVtgbyB7DCx56y1SUJ/9xPfQHKde3uNigSv/J8KMqrMzWEUh6vbvOaGCDzQLIsD9PRAdDKY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=jTtX8568; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="jTtX8568" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-46e4473d7f6so34162115e9.1 for ; Tue, 14 Oct 2025 05:39:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760445595; x=1761050395; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=AqsKQ8///0zondjUQyLirrRSCHthDErDWugJZ18wpKg=; b=jTtX8568FMMcLM+uNfA5rNmnbFr743xZ4UOPJpmHipXlreBFwrScRGZCgMvOX9a0vT xxn5X0124Xa+abeDVK/sIamJdFAlmpAuCWipfyborP+PjJGZMDtDfT4eASqRn/Z394sr G2tvVJkHGVMN/ztRlqM7E9KWiMqcKQlFhWk7MN+ehnNKnN7UkYg7pxxY74y4xhr+EGoy ghze/qr0vK8FHZAnZU+3KBS5ZohAo2sPPlbtX8xJRJB5wNqNQmvhsFBxmuIYNfXdQRFc KdhwEeaztJj+z8xlf9gjzbUEYVeWS72Aswnwwu8PA3U9uzq1peobLUSwusA71FYjE7Va Dl7w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760445595; x=1761050395; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=AqsKQ8///0zondjUQyLirrRSCHthDErDWugJZ18wpKg=; b=Oq7TV8Cxwq5ZUxi09DqWCnBKJl5iSKRqbFM4bNQnUTAQ5XWf/Qa7qUjtMoyrVhWFvT MXzZTRbFtLZfvEAdyYn4SFInQ60EtZakg4q8FPjvd2vS+Cn6gr4uklERK1liuiS5MfwI y9KP9aWP3nlmvy3+Wirtjk3SysbtXriqoGK6EQcDnknd76uU8K06h3FyR+Dc6gDNMhRf MgNqs7xI8d+4KDisfBCSEOvAjrADCIh/4RN1eX5muhqLkfmttdIHhhjFNtL631D/W5eF FomRe5w86Cb/en6iNLqPYGtF8ixY7w3YxH7q/3W7vDsm5pjgDI4qKaVlr3KGVzyXT4oC c5Ag== X-Forwarded-Encrypted: i=1; AJvYcCXYRaXaDYTriniZkWOLkxp+wj/gxme7VE2hTjM5YIEfI69hs1DedEULnN21yU0lgLL+8ORvvDotE6D4EZ8=@vger.kernel.org X-Gm-Message-State: AOJu0YwSYW99MyiLyNuzb86aYE/OhWz82hlw0iJXyd8qoDka80tbq+z4 1VFDElco0i5c8yY/0/ByTgKN0eCw6jxOlABZP5Q1BR423lUd9/fVTM9ZmkB9kIRKgMA= X-Gm-Gg: ASbGncvZsVf+oo30TkP76EktSra5M/XQeEZTBfRKPfkBW3lZx2gv+mFAeLYLc+d0Uj9 GArKgU/QZFzhMTMwErUnZiZTB0ETNWGsN7CWuw1Mxhkrd0HeNHcu7ZkKj58GI4jwBL3irp84phs Q+dhPRrrNUzIZ/O42pMIKlZOaAZ4wTRC7ID++noyLbTtQfu1LoKfCRUVm+4+QhzfJFOEAmWTl8M TdLaE2/9DRBRswd6TLfpgowZ18Sv0F+Ddd/ipu9LYl4XOvejq64obpn64aO5yi+BkCl7Wl3BWvv BLaI69V+hvm4QH1s2/nMjMoaZdi5ljG5zeAl3uQOQHv1r6XjYsHWM7uscQ6cqq4m3p8VLZ/gqko /VFOog5qQXPwhGON0z9L655ytrMGHMAHB6WGovqZMml4= X-Google-Smtp-Source: AGHT+IF94TkmrblUuMOmKKw3sDw0waUXWJ6Sn72cPvNn8ob8Njw4rB13rXYCle6cWXXhQ2X4WSqt1g== X-Received: by 2002:a05:600c:1547:b0:46f:c4a1:1da4 with SMTP id 5b1f17b1804b1-46fc4a11f37mr63636725e9.8.1760445594948; Tue, 14 Oct 2025 05:39:54 -0700 (PDT) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb482b9easm245813815e9.1.2025.10.14.05.39.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 05:39:53 -0700 (PDT) From: Abel Vesa Date: Tue, 14 Oct 2025 15:38:29 +0300 Subject: [PATCH v2 4/7] drm/msm/mdss: Add Glymur device configuration Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251014-glymur-display-v2-4-ff935e2f88c5@linaro.org> References: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> In-Reply-To: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Dmitry Baryshkov X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=961; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=m/Ryf+3/Ba7bj8cfGk0q+ZCXj08lxgpxWe3j8JBvzwU=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBo7kSC91TA3eE2/FLce9JDXX+AHYC/aYLGbE6qH N2iL/WtXQmJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaO5EggAKCRAbX0TJAJUV ViKoD/0Sl157HvmbXuKIHDPa3XoBGzAdukbIe2ps4MXbFV6J6LNYoC90LVs6GeC+xTT6W8KVuIv uUJO9EJCnjsYddbeSEzuA1mREDoYnoWyXcX/bTvFKAOCtcDMEOaJ67vfF8Vu8pbCvYjcLJx/OqM 1o20MDkMgza430gTOYMyqXa2gY5QreP1kdOwC5GM1DJdZmkopVYBYDqW9K/jbsIvpvwWVeq3hYH KQkWMON5+SlObVOM9AUBEl7P03csVQ7Yt79Y44WxGFyuO7ZgEw7sLfa7P5TMemoq18YGDh0TLe8 vD5xP5vsp4mo9OiYbMHHKOHh6YsA89Py0da7gR8FinkIlVMck7F4npyorCRFcoZg6/Dr+SWWNKG LBUC/p+34urTE6t/bjsLZDeoj4dRXdb7tehEFrpIIY8Ve7JRvgyKOtSr3NO8VZMA7dHe3HedcgW LwfMMyA5Vti+iAQVPyo8cK/S9KNJkDhgthQSEqzPtFj9yMwxUg1GK4/Yq+aRjO8fXpvVQ5n0ZX/ +ogmfphhy8Tka/TDOGfteQMc/U+GRR7PmxkW/MfKbJ9fIU5eWFrSQ9eqD6LaKnMZdLM2NTPyw03 tzGCfR7w/wgnuufAzwJIqPydCpqdPc4BqCk1VF47snbP4jmqwMc0gvLsBBsbFOXhjDYmyHwklAF AN+FcDKHpISSmHQ== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add Mobile Display Subsystem (MDSS) support for the Glymur platform. Reviewed-by: Dmitry Baryshkov Signed-off-by: Abel Vesa --- drivers/gpu/drm/msm/msm_mdss.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/gpu/drm/msm/msm_mdss.c b/drivers/gpu/drm/msm/msm_mdss.c index 2d0e3e784c044db8ac0c478446d211a982cf0350..60bd6af83a8846f2ad751ea625a= 20e419c80638b 100644 --- a/drivers/gpu/drm/msm/msm_mdss.c +++ b/drivers/gpu/drm/msm/msm_mdss.c @@ -553,6 +553,7 @@ static const struct msm_mdss_data data_153k6 =3D { =20 static const struct of_device_id mdss_dt_match[] =3D { { .compatible =3D "qcom,mdss", .data =3D &data_153k6 }, + { .compatible =3D "qcom,glymur-mdss", .data =3D &data_57k }, { .compatible =3D "qcom,msm8998-mdss", .data =3D &data_76k8 }, { .compatible =3D "qcom,qcm2290-mdss", .data =3D &data_76k8 }, { .compatible =3D "qcom,sa8775p-mdss", .data =3D &data_74k }, --=20 2.48.1 From nobody Fri Dec 19 20:32:36 2025 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 78D07314A77 for ; Tue, 14 Oct 2025 12:39:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445602; cv=none; b=tOZIu6KxN7BJ8ygQNnXnH7mIf/NxHFsdIHZWdPEj8szuxaXhHYd3XpsP6LFBVfz46ObJKV6bfcrhUkc0yymU9rUrPR1iG8r7kMrggF9woP3ZM+ZV6DZq35aRyg22LLYUeog6ymZgWGHOIm2P4sQ5gFDmfxjPwHo9SKj0CWPcH9c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445602; c=relaxed/simple; bh=8ujTO8kESXkKER5rihSjybuS5+BATF2FawKO2HqELJU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YYBB8ijKj3UZbjef5VHGlit+KSaR8hOHcUatuC5FcrC6rt5S8XnbxmsvIRcFjjR+3PluxA9Sj8BUuM2ITkMiHFGl2W4lGmavx/UereDAfojY6Hy82uiplZB5TukRLxzfmsJZM9RNbPCTuH6g6ZzmVijrsjE5FekLLlrUtTZP33U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=XI1qbbWO; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="XI1qbbWO" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-46e542196c7so32797405e9.0 for ; Tue, 14 Oct 2025 05:39:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760445598; x=1761050398; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=IXLN42Vf30P7vl88JjPiEjmOW38pV3UPxM/mBliZwEQ=; b=XI1qbbWOrdcXk43etP1BYBa0fr1JiMJWaRyteyCVr3E9snXoVbZRSqhAwWVub5Eeqs by2w+yDgWRXS8d9ukhwtd5td60786k3xLfpEOEqzDByycv/Z/2IANJSzM1DCJXvT/8yo h24mP3tIsOucBdPwkyaWr3LKTTQalgb54DNa4fNgDPwt4/TEZtSyvvv4es2pf/mV2qlM GkzauHpP+OsYTiPKDnELniD1RvvLaJYxBc6RgRCfOZVI+y7pc1EVzX8ioPBO9SRfmcz4 TzEOxaPdUzdV9gWBE7MtXZ6afVeHdYCXOhK2Y/gugfUh+Y+Qlq+ti1BzPQzzqp0T6k5C dQZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760445598; x=1761050398; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=IXLN42Vf30P7vl88JjPiEjmOW38pV3UPxM/mBliZwEQ=; b=mUpklTTSN7wz29v7jnVCcqqz0kTmXpi2bRIpRs0lPZ5JmX3d94xZjoRd82JF6x6sC7 m1js77QQel+Do8A3UQmV9dkTsptDuE1v/CVnq1EFdv2q/qUx3SpoazinBWF1I4FbKxX+ zXVChQYuB1qhh+kBE+5V3GyoNvS6nFpRbCMb4bk6JAsyETpvzsElaCUD8w4HUZ0Z7GQx +BRF1VCFSBicgvSW3ZkTa9eooyZT1PIAqMx4+YkuZV0/ADYPXTOiv2+GrzHywBC31wiA BT+mdEih41fAODvegoRAQpv1fEaNHAe7oWu1ofr6Jn1t0dvluDzOJZhqSW5nDk7xYvQF ZkBg== X-Forwarded-Encrypted: i=1; AJvYcCXmaQpLskyBxmgRC5H1eM5xGuqOgV0D0M1r3PLmNyowTN1HxECwvePlYqEcXFnnB2EuwgnjZO0eBwbp/ns=@vger.kernel.org X-Gm-Message-State: AOJu0YwK32PXTXgy7xmgpLl065BPEBevh6x3JYxqNdXLhPfOrUo8bq8e XedjhbzE8tIoeFGgeF9KFRIVodFCk1aziDzHRIJGOPorY33LRKM0N/xH437QiGWGVx0= X-Gm-Gg: ASbGncs70sW63skIACtPrtvnObKenuMzY79sM9kAFFxMdwgonOe49XmInsfeJ1WJ5UX pK9qboz5xHmohUowEmv54tCqRj34sbUXCAq1ekjNt6BfYWqpFFryNpElrhWBOFc74TutI626Kss 7YuJpHn3XhkFW7b/LhaeZEjPsppXE+aMVn0h0AX/r/f1rGc3Wg104uarT1GzFbxJTaEq/2G97lP 4u3hvc9LD7BfvqRnRSdbx9/aFeRxcuvlwKvtVdAazELbAmIULE9h1gjZ7iJqNIFIRtFonSAWWOn AQGSHEjkPcMH47VB6fdN2nylGSJ2Dfe4Ik4MOvhQHgY021gjWfxKO9HtdjBddIy/SeouuAhjzus NDGZk+QnacqmM770Q+AAv8Rx2HswaF2WD/i9RYiZpnd7WzsHZwGrZ7KFypvicNaGV X-Google-Smtp-Source: AGHT+IFwu3Y6stYJVeFilK8iHBSJVagSQF7PyWV5z2H2SbLyXnRjYXeYSMIclU1ynZW24d5+A5IIWg== X-Received: by 2002:a05:600c:3543:b0:458:b8b0:6338 with SMTP id 5b1f17b1804b1-46fa9e98805mr194098975e9.6.1760445597482; Tue, 14 Oct 2025 05:39:57 -0700 (PDT) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb482b9easm245813815e9.1.2025.10.14.05.39.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 05:39:56 -0700 (PDT) From: Abel Vesa Date: Tue, 14 Oct 2025 15:38:30 +0300 Subject: [PATCH v2 5/7] drm/msm/dpu: Add support for Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251014-glymur-display-v2-5-ff935e2f88c5@linaro.org> References: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> In-Reply-To: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Dmitry Baryshkov X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=19086; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=8ujTO8kESXkKER5rihSjybuS5+BATF2FawKO2HqELJU=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBo7kSF2h5WbM6K/YI37RwZ4Ypx7VPwuHBBmpxup o0ts8EuWzaJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaO5EhQAKCRAbX0TJAJUV VmXUD/4/r1HiQPAvhhaqUogM/4F0B+ukO5YIv88bmiBk1BXzKLEH3LOqCUDRYhUgzS8TWQttFtt G97hnS4ZoJpGvb1h7BumXzwghukCiCsDebnVbPQIKDQQAhYSR+mREmNUkHJ6yONl8Hr0gHtdqZl Pixvg5FruGut9J00F5WCcyuCPZlZY/XF21AdH8BHMdkZt4VYB4c7Ko64anvjoaDgRL37Cm4iLQp iy8/h+EPplMlVe46fnRqEIYbdqW/2ywqAK3uvkrwBG43c+8sOB7VcilHQy1hHn5fRrPW9yAgMEm dGHnOb16GJJVRRZlRolCiaifWJU3Ey4HRDsNnwemn6WgsiHhbXzaPwyoSCERJ36kJ+DE5xhbLUn iNkQupLRhGcWLgZtYBZAxTJ0lOxNm/wylJHUapcLUnzAL1Vp8oHw+ZWrnCX0mSHqT5wC/KaKmlt uULtzbryPyVJdmmRWVPUloJeUSqZtSX0eiIAoHbUaltc4NDEKZ9E7KD/Af03OC8rImn1CX40SDr dNUn/G5c0xYUCbS/OLOA5Hm6DCAi574rGM2wA+8zHNwipaKRaHlsT9QkuBKvzH68M/JPrsYGMzX EIPZ8u4I9IeiKC9VlYazMVMA9ckzgLrrcGwD7AtucfAy06hRVhBB+bu/8UKrh1uGgeQYJ899DGS 4aHzNt2ZherKLvQ== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Add DPU version v12.2 support for the Glymur platform. Reviewed-by: Dmitry Baryshkov Signed-off-by: Abel Vesa --- .../drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h | 541 +++++++++++++++++= ++++ drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 1 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 1 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h | 6 + drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 1 + 5 files changed, 550 insertions(+) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h new file mode 100644 index 0000000000000000000000000000000000000000..13bb43ba67d3f4f63ac492e0e1c= 5757b55e7b61b --- /dev/null +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_2_glymur.h @@ -0,0 +1,541 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2025 Linaro Limited + */ + +#ifndef _DPU_12_2_GLYMUR_H +#define _DPU_12_2_GLYMUR_H + +static const struct dpu_caps glymur_dpu_caps =3D { + .max_mixer_width =3D DEFAULT_DPU_OUTPUT_LINE_WIDTH, + .max_mixer_blendstages =3D 0xb, + .has_src_split =3D true, + .has_dim_layer =3D true, + .has_idle_pc =3D true, + .has_3d_merge =3D true, + .max_linewidth =3D 8192, + .pixel_ram_size =3D DEFAULT_PIXEL_RAM_SIZE, +}; + +static const struct dpu_mdp_cfg glymur_mdp =3D { + .name =3D "top_0", + .base =3D 0, .len =3D 0x494, + .clk_ctrls =3D { + [DPU_CLK_CTRL_REG_DMA] =3D { .reg_off =3D 0x2bc, .bit_off =3D 20 }, + }, +}; + +static const struct dpu_ctl_cfg glymur_ctl[] =3D { + { + .name =3D "ctl_0", .id =3D CTL_0, + .base =3D 0x15000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), + }, { + .name =3D "ctl_1", .id =3D CTL_1, + .base =3D 0x16000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), + }, { + .name =3D "ctl_2", .id =3D CTL_2, + .base =3D 0x17000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), + }, { + .name =3D "ctl_3", .id =3D CTL_3, + .base =3D 0x18000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), + }, { + .name =3D "ctl_4", .id =3D CTL_4, + .base =3D 0x19000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), + }, { + .name =3D "ctl_5", .id =3D CTL_5, + .base =3D 0x1a000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), + }, { + .name =3D "ctl_6", .id =3D CTL_6, + .base =3D 0x1b000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 14), + }, { + .name =3D "ctl_7", .id =3D CTL_7, + .base =3D 0x1c000, .len =3D 0x1000, + .intr_start =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 15), + }, +}; + +static const struct dpu_sspp_cfg glymur_sspp[] =3D { + { + .name =3D "sspp_0", .id =3D SSPP_VIG0, + .base =3D 0x4000, .len =3D 0x344, + .features =3D VIG_SDM845_MASK_SDMA, + .sblk =3D &dpu_vig_sblk_qseed3_3_4, + .xin_id =3D 0, + .type =3D SSPP_TYPE_VIG, + }, { + .name =3D "sspp_1", .id =3D SSPP_VIG1, + .base =3D 0x6000, .len =3D 0x344, + .features =3D VIG_SDM845_MASK_SDMA, + .sblk =3D &dpu_vig_sblk_qseed3_3_4, + .xin_id =3D 4, + .type =3D SSPP_TYPE_VIG, + }, { + .name =3D "sspp_2", .id =3D SSPP_VIG2, + .base =3D 0x8000, .len =3D 0x344, + .features =3D VIG_SDM845_MASK_SDMA, + .sblk =3D &dpu_vig_sblk_qseed3_3_4, + .xin_id =3D 8, + .type =3D SSPP_TYPE_VIG, + }, { + .name =3D "sspp_3", .id =3D SSPP_VIG3, + .base =3D 0xa000, .len =3D 0x344, + .features =3D VIG_SDM845_MASK_SDMA, + .sblk =3D &dpu_vig_sblk_qseed3_3_4, + .xin_id =3D 12, + .type =3D SSPP_TYPE_VIG, + }, { + .name =3D "sspp_8", .id =3D SSPP_DMA0, + .base =3D 0x24000, .len =3D 0x344, + .features =3D DMA_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 1, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_9", .id =3D SSPP_DMA1, + .base =3D 0x26000, .len =3D 0x344, + .features =3D DMA_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 5, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_10", .id =3D SSPP_DMA2, + .base =3D 0x28000, .len =3D 0x344, + .features =3D DMA_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 9, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_11", .id =3D SSPP_DMA3, + .base =3D 0x2a000, .len =3D 0x344, + .features =3D DMA_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 13, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_12", .id =3D SSPP_DMA4, + .base =3D 0x2c000, .len =3D 0x344, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 14, + .type =3D SSPP_TYPE_DMA, + }, { + .name =3D "sspp_13", .id =3D SSPP_DMA5, + .base =3D 0x2e000, .len =3D 0x344, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, + .sblk =3D &dpu_dma_sblk, + .xin_id =3D 15, + .type =3D SSPP_TYPE_DMA, + }, +}; + +static const struct dpu_lm_cfg glymur_lm[] =3D { + { + .name =3D "lm_0", .id =3D LM_0, + .base =3D 0x44000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_1, + .pingpong =3D PINGPONG_0, + .dspp =3D DSPP_0, + }, { + .name =3D "lm_1", .id =3D LM_1, + .base =3D 0x45000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_0, + .pingpong =3D PINGPONG_1, + .dspp =3D DSPP_1, + }, { + .name =3D "lm_2", .id =3D LM_2, + .base =3D 0x46000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_3, + .pingpong =3D PINGPONG_2, + .dspp =3D DSPP_2, + }, { + .name =3D "lm_3", .id =3D LM_3, + .base =3D 0x47000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_2, + .pingpong =3D PINGPONG_3, + .dspp =3D DSPP_3, + }, { + .name =3D "lm_4", .id =3D LM_4, + .base =3D 0x48000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_5, + .pingpong =3D PINGPONG_4, + }, { + .name =3D "lm_5", .id =3D LM_5, + .base =3D 0x49000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_4, + .pingpong =3D PINGPONG_5, + }, { + .name =3D "lm_6", .id =3D LM_6, + .base =3D 0x4a000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_7, + .pingpong =3D PINGPONG_6, + }, { + .name =3D "lm_7", .id =3D LM_7, + .base =3D 0x4b000, .len =3D 0x400, + .features =3D MIXER_MSM8998_MASK, + .sblk =3D &sm8750_lm_sblk, + .lm_pair =3D LM_6, + .pingpong =3D PINGPONG_7, + }, +}; + +static const struct dpu_dspp_cfg glymur_dspp[] =3D { + { + .name =3D "dspp_0", .id =3D DSPP_0, + .base =3D 0x54000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_1", .id =3D DSPP_1, + .base =3D 0x56000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_2", .id =3D DSPP_2, + .base =3D 0x58000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_3", .id =3D DSPP_3, + .base =3D 0x5a000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_4", .id =3D DSPP_4, + .base =3D 0x5c000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_5", .id =3D DSPP_5, + .base =3D 0x5e000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_6", .id =3D DSPP_6, + .base =3D 0x60000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, { + .name =3D "dspp_7", .id =3D DSPP_7, + .base =3D 0x62000, .len =3D 0x1800, + .sblk =3D &sm8750_dspp_sblk, + }, +}; + +static const struct dpu_pingpong_cfg glymur_pp[] =3D { + { + .name =3D "pingpong_0", .id =3D PINGPONG_0, + .base =3D 0x69000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_0, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8), + }, { + .name =3D "pingpong_1", .id =3D PINGPONG_1, + .base =3D 0x6a000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_0, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 9), + }, { + .name =3D "pingpong_2", .id =3D PINGPONG_2, + .base =3D 0x6b000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_1, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 10), + }, { + .name =3D "pingpong_3", .id =3D PINGPONG_3, + .base =3D 0x6c000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_1, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 11), + }, { + .name =3D "pingpong_4", .id =3D PINGPONG_4, + .base =3D 0x6d000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_2, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), + }, { + .name =3D "pingpong_5", .id =3D PINGPONG_5, + .base =3D 0x6e000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_2, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31), + }, { + .name =3D "pingpong_6", .id =3D PINGPONG_6, + .base =3D 0x6f000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_3, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 20), + }, { + .name =3D "pingpong_7", .id =3D PINGPONG_7, + .base =3D 0x70000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_3, + .intr_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 21), + }, { + .name =3D "pingpong_cwb_0", .id =3D PINGPONG_CWB_0, + .base =3D 0x66000, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_4, + }, { + .name =3D "pingpong_cwb_1", .id =3D PINGPONG_CWB_1, + .base =3D 0x66400, .len =3D 0, + .sblk =3D &sc7280_pp_sblk, + .merge_3d =3D MERGE_3D_4, + }, +}; + +static const struct dpu_merge_3d_cfg glymur_merge_3d[] =3D { + { + .name =3D "merge_3d_0", .id =3D MERGE_3D_0, + .base =3D 0x4e000, .len =3D 0x1c, + }, { + .name =3D "merge_3d_1", .id =3D MERGE_3D_1, + .base =3D 0x4f000, .len =3D 0x1c, + }, { + .name =3D "merge_3d_2", .id =3D MERGE_3D_2, + .base =3D 0x50000, .len =3D 0x1c, + }, { + .name =3D "merge_3d_3", .id =3D MERGE_3D_3, + .base =3D 0x51000, .len =3D 0x1c, + }, +}; + +/* + * NOTE: Each display compression engine (DCE) contains dual hard + * slice DSC encoders so both share same base address but with + * its own different sub block address. + */ +static const struct dpu_dsc_cfg glymur_dsc[] =3D { + { + .name =3D "dce_0_0", .id =3D DSC_0, + .base =3D 0x80000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_0, + }, { + .name =3D "dce_0_1", .id =3D DSC_1, + .base =3D 0x80000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_1, + }, { + .name =3D "dce_1_0", .id =3D DSC_2, + .base =3D 0x81000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_0, + }, { + .name =3D "dce_1_1", .id =3D DSC_3, + .base =3D 0x81000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_1, + }, { + .name =3D "dce_2_0", .id =3D DSC_4, + .base =3D 0x82000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_0, + }, { + .name =3D "dce_2_1", .id =3D DSC_5, + .base =3D 0x82000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_1, + }, { + .name =3D "dce_3_0", .id =3D DSC_6, + .base =3D 0x83000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_0, + }, { + .name =3D "dce_3_1", .id =3D DSC_7, + .base =3D 0x83000, .len =3D 0x8, + .features =3D BIT(DPU_DSC_NATIVE_42x_EN), + .sblk =3D &sm8750_dsc_sblk_1, + }, + +}; + +static const struct dpu_wb_cfg glymur_wb[] =3D { + { + .name =3D "wb_2", .id =3D WB_2, + .base =3D 0x65000, .len =3D 0x2c8, + .features =3D WB_SDM845_MASK, + .format_list =3D wb2_formats_rgb_yuv, + .num_formats =3D ARRAY_SIZE(wb2_formats_rgb_yuv), + .xin_id =3D 6, + .vbif_idx =3D VBIF_RT, + .maxlinewidth =3D 4096, + .intr_wb_done =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 4), + }, +}; + +static const struct dpu_cwb_cfg glymur_cwb[] =3D { + { + .name =3D "cwb_0", .id =3D CWB_0, + .base =3D 0x66200, .len =3D 0x20, + }, + { + .name =3D "cwb_1", .id =3D CWB_1, + .base =3D 0x66600, .len =3D 0x20, + }, + { + .name =3D "cwb_2", .id =3D CWB_2, + .base =3D 0x7e200, .len =3D 0x20, + }, + { + .name =3D "cwb_3", .id =3D CWB_3, + .base =3D 0x7e600, .len =3D 0x20, + }, +}; + +static const struct dpu_intf_cfg glymur_intf[] =3D { + { + .name =3D "intf_0", .id =3D INTF_0, + .base =3D 0x34000, .len =3D 0x400, + .type =3D INTF_DP, + .controller_id =3D MSM_DP_CONTROLLER_0, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 24), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 25), + }, { + .name =3D "intf_1", .id =3D INTF_1, + .base =3D 0x35000, .len =3D 0x400, + .type =3D INTF_DSI, + .controller_id =3D MSM_DSI_CONTROLLER_0, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 26), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 27), + .intr_tear_rd_ptr =3D DPU_IRQ_IDX(MDP_INTF1_TEAR_INTR, 2), + }, { + .name =3D "intf_2", .id =3D INTF_2, + .base =3D 0x36000, .len =3D 0x400, + .type =3D INTF_DSI, + .controller_id =3D MSM_DSI_CONTROLLER_1, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 28), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 29), + .intr_tear_rd_ptr =3D DPU_IRQ_IDX(MDP_INTF2_TEAR_INTR, 2), + }, { + .name =3D "intf_3", .id =3D INTF_3, + .base =3D 0x37000, .len =3D 0x400, + .type =3D INTF_NONE, + .controller_id =3D MSM_DP_CONTROLLER_0, /* pair with intf_0 for DP MST */ + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 30), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 31), + }, { + .name =3D "intf_4", .id =3D INTF_4, + .base =3D 0x38000, .len =3D 0x400, + .type =3D INTF_DP, + .controller_id =3D MSM_DP_CONTROLLER_1, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 20), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 21), + }, { + .name =3D "intf_5", .id =3D INTF_5, + .base =3D 0x39000, .len =3D 0x400, + .type =3D INTF_DP, + .controller_id =3D MSM_DP_CONTROLLER_3, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 22), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 23), + }, { + .name =3D "intf_6", .id =3D INTF_6, + .base =3D 0x3A000, .len =3D 0x400, + .type =3D INTF_DP, + .controller_id =3D MSM_DP_CONTROLLER_2, + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 16), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 17), + }, { + .name =3D "intf_7", .id =3D INTF_7, + .base =3D 0x3b000, .len =3D 0x400, + .type =3D INTF_NONE, + .controller_id =3D MSM_DP_CONTROLLER_2, /* pair with intf_6 for DP MST */ + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 18), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 19), + }, { + .name =3D "intf_8", .id =3D INTF_8, + .base =3D 0x3c000, .len =3D 0x400, + .type =3D INTF_NONE, + .controller_id =3D MSM_DP_CONTROLLER_1, /* pair with intf_4 for DP MST */ + .prog_fetch_lines_worst_case =3D 24, + .intr_underrun =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 12), + .intr_vsync =3D DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13), + }, +}; + +static const struct dpu_perf_cfg glymur_perf_data =3D { + .max_bw_low =3D 18900000, + .max_bw_high =3D 28500000, + .min_core_ib =3D 2500000, + .min_llcc_ib =3D 0, + .min_dram_ib =3D 800000, + .min_prefill_lines =3D 35, + .danger_lut_tbl =3D {0x3ffff, 0x3ffff, 0x0}, + .safe_lut_tbl =3D {0xfe00, 0xfe00, 0xffff}, + .qos_lut_tbl =3D { + {.nentry =3D ARRAY_SIZE(sc7180_qos_linear), + .entries =3D sc7180_qos_linear + }, + {.nentry =3D ARRAY_SIZE(sc7180_qos_macrotile), + .entries =3D sc7180_qos_macrotile + }, + {.nentry =3D ARRAY_SIZE(sc7180_qos_nrt), + .entries =3D sc7180_qos_nrt + }, + /* TODO: macrotile-qseed is different from macrotile */ + }, + .cdp_cfg =3D { + {.rd_enable =3D 1, .wr_enable =3D 1}, + {.rd_enable =3D 1, .wr_enable =3D 0} + }, + .clk_inefficiency_factor =3D 105, + .bw_inefficiency_factor =3D 120, +}; + +static const struct dpu_mdss_version glymur_mdss_ver =3D { + .core_major_ver =3D 12, + .core_minor_ver =3D 2, +}; + +const struct dpu_mdss_cfg dpu_glymur_cfg =3D { + .mdss_ver =3D &glymur_mdss_ver, + .caps =3D &glymur_dpu_caps, + .mdp =3D &glymur_mdp, + .cdm =3D &dpu_cdm_5_x, + .ctl_count =3D ARRAY_SIZE(glymur_ctl), + .ctl =3D glymur_ctl, + .sspp_count =3D ARRAY_SIZE(glymur_sspp), + .sspp =3D glymur_sspp, + .mixer_count =3D ARRAY_SIZE(glymur_lm), + .mixer =3D glymur_lm, + .dspp_count =3D ARRAY_SIZE(glymur_dspp), + .dspp =3D glymur_dspp, + .pingpong_count =3D ARRAY_SIZE(glymur_pp), + .pingpong =3D glymur_pp, + .dsc_count =3D ARRAY_SIZE(glymur_dsc), + .dsc =3D glymur_dsc, + .merge_3d_count =3D ARRAY_SIZE(glymur_merge_3d), + .merge_3d =3D glymur_merge_3d, + .wb_count =3D ARRAY_SIZE(glymur_wb), + .wb =3D glymur_wb, + .cwb_count =3D ARRAY_SIZE(glymur_cwb), + .cwb =3D sm8650_cwb, + .intf_count =3D ARRAY_SIZE(glymur_intf), + .intf =3D glymur_intf, + .vbif_count =3D ARRAY_SIZE(sm8650_vbif), + .vbif =3D sm8650_vbif, + .perf =3D &glymur_perf_data, +}; + +#endif diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.c index 6641455c4ec6a2d082644f1488ea5f5605ccc208..64e2f8a765530c7181292b3b3a7= d54c4e9431963 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -726,3 +726,4 @@ static const struct dpu_qos_lut_entry sc7180_qos_nrt[] = =3D { =20 #include "catalog/dpu_10_0_sm8650.h" #include "catalog/dpu_12_0_sm8750.h" +#include "catalog/dpu_12_2_glymur.h" diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.h index f0768f54e9b3d5a3f5a7bec4b66127f2e2284cfd..4964e70610d1b6a2bf6456e767c= c30a8ea653349 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h @@ -749,6 +749,7 @@ struct dpu_mdss_cfg { const struct dpu_format_extended *vig_formats; }; =20 +extern const struct dpu_mdss_cfg dpu_glymur_cfg; extern const struct dpu_mdss_cfg dpu_msm8917_cfg; extern const struct dpu_mdss_cfg dpu_msm8937_cfg; extern const struct dpu_mdss_cfg dpu_msm8953_cfg; diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h b/drivers/gpu/drm/= msm/disp/dpu1/dpu_hw_mdss.h index 175639c8bfbb9bbd02ed35f1780bcbd869f08c36..1ca22971aa9cb684648e492b4c5= 38fdfbfa6b5e3 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_mdss.h @@ -149,6 +149,10 @@ enum dpu_dspp { DSPP_1, DSPP_2, DSPP_3, + DSPP_4, + DSPP_5, + DSPP_6, + DSPP_7, DSPP_MAX }; =20 @@ -159,6 +163,8 @@ enum dpu_ctl { CTL_3, CTL_4, CTL_5, + CTL_6, + CTL_7, CTL_MAX }; =20 diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c b/drivers/gpu/drm/msm/= disp/dpu1/dpu_kms.c index 4e5a8ecd31f7570beb45fd1629a131e70aaefea8..f4c9767c418d38eb487934da03b= 352ce7063df16 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c @@ -1505,6 +1505,7 @@ static const struct dev_pm_ops dpu_pm_ops =3D { }; =20 static const struct of_device_id dpu_dt_match[] =3D { + { .compatible =3D "qcom,glymur-dpu", .data =3D &dpu_glymur_cfg, }, { .compatible =3D "qcom,msm8917-mdp5", .data =3D &dpu_msm8917_cfg, }, { .compatible =3D "qcom,msm8937-mdp5", .data =3D &dpu_msm8937_cfg, }, { .compatible =3D "qcom,msm8953-mdp5", .data =3D &dpu_msm8953_cfg, }, --=20 2.48.1 From nobody Fri Dec 19 20:32:36 2025 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7CAE1314A97 for ; Tue, 14 Oct 2025 12:40:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445604; cv=none; b=LRsSEy5QrzDhEqL5DDDEQumb5q0UHXjzplp2apQP5dbEDzkcbNcFHde0hU6hCEz4tJYsO4ssqbrRzcbY8GzLQAXwypIhkkkfw5QmrT23OmTR+WDKHA9Y54vB62GkwxYjVDjOeyqqmLROu9oo9XDVY9AA11t1mro8qLl2tcUnhRQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445604; c=relaxed/simple; bh=BDhxfQSATkvz5PZ4qM3SXapXE8VjPOJ1bFOc4+xtjJc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=HjVnXDAc+55oi4wauwB4b4QaZm/bJ0qaaRGIseMC7IFADCqT5HLcNUw3Cuf6Ytda4bnxo4U88cTyIiYr5jvKTuTzwjX97NKD+TEot38t7rENZd3y1k4l8kxFIyg5L7PSDm6lX68Zo6KpMLTArNrNTaohhlrV5I0hgfI5FNipCr0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=UsluscN8; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="UsluscN8" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-46e34052bb7so62704825e9.2 for ; Tue, 14 Oct 2025 05:40:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760445601; x=1761050401; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=sxgfIdENtrsIjMM2UdQCTeBKGZOKjcZiEo3cUFxAXcY=; b=UsluscN8nca5PWMZKPSBJX5xayf7fO1urvPU6QQGhbEXz04aDLWiA0YgEaMe9aS+yJ wB+V3VJNtQk1LIlWItaFdSdDCr2wzH9j4je4QFA6GwotIj4+7lxihcuglNSp2SRa/twX avXtIoqjaXIQBAT2/Qts6RiPvlQ6o3YMx+sfeATmzKcfbS7T0BzEvNuBRSJ/ellUEJeU uRzw5+xkLSI1Xsby0TonhqoUPlDZQga0nZ0iVOtuCZ0NADP4HGv69gC0gOJDAQ4SLulP j0qR3kTpRl7QlbAUUUly9yFIFF4AuDS0dexW7A0s9IZ5M+hThcQcq9PHYfMvHipLaJD9 jTMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760445601; x=1761050401; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=sxgfIdENtrsIjMM2UdQCTeBKGZOKjcZiEo3cUFxAXcY=; b=lUlyeltTgeGHhZEhaw3fzjHmVvRPcwRNZklD62gZoSpMw514qVQFq5fBHxaDpRtzIF evPRkcPa/zcpqJbJzI7NXfZjZriVxD4bv57xeBFZZtEaEjNSP75DpGzxOlR5iADhi3sL Rdk3Drs4VIL7kg2k9mT8HjlElVg/zZGeuw/xQD8XtkQOfrdhtqz5iiI92MHCbeJrBwd1 3QYzmSSvvW4bpzDrE2h48kHqubDbsEIrhm9RKdvc6W7a4LV8zqBee5u3pWALtMIXS4By tzbOIbmmG2byNQ+YFvwPiLVoPahOBIVKvvoES5zlaQFRACQwBwvXfswzi3lOF1y3iIr3 nNog== X-Forwarded-Encrypted: i=1; AJvYcCViMNxvf7x4rlYOSjAdwexpW/6AmyuCTezHhnhODQw9mzL472eVmxQdQxo3AaF/lc2z5HyT6RukMXoLoaE=@vger.kernel.org X-Gm-Message-State: AOJu0YxqHBvHSCVtxvcXhboFS+UzGZRKwzj0mUNm+H1du7veZwHsfBVC UfEtrHeyhJmUNONRnFRhMbOB2ayoMeIuGTXCSD1HnohG62ECSKSbw1jiiAx8uGF/0vQ= X-Gm-Gg: ASbGnctqdJiVt3f0Zo6bdcsj30Qv1NwwwvfAuzsPEHFAaFs/T2idpHB870xajODWy1d hW3ZZFjrCWkdqTrCO5TDIKw6dJvivPwXC71gDWn7W0GsKYQFFXnyLUWkF+HITnrNGEaZ2Bvc5bO nCSfY3IlkgJw+lrqlF+Y1atrvEZUrWS0DlYCjr0uOOENN0WPL0q4XS7Zq3t8+1R/heFnB27+H12 O5e+cEW6repPBfqaRJmE+ECeYBp6WG9OmoutPYNOPStbWeTEzgRgVOffLBPeicMSNFaMlL1uXmB ek6/MCYZqwb/whg6g8wJ91myZh0p0ss5LawN9AiZovkaAuMhKDq0qLUuZ7V1jBsQWHmiXa+gN0z 6YYQjDOH5tv1MVxlYF7ElgIGm3WZ/HD3tsWwzC/XBhTuA54Aeyis2kw== X-Google-Smtp-Source: AGHT+IH024kthWWng9VVuStRjupMvWSg7lIHOdFe/7RjnG2kPxkkxrcaV4rPLSgdMQ/hfIsogbXDew== X-Received: by 2002:a05:600c:c4a4:b0:46e:1d01:11dd with SMTP id 5b1f17b1804b1-46fa9a89444mr163805485e9.2.1760445600684; Tue, 14 Oct 2025 05:40:00 -0700 (PDT) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb482b9easm245813815e9.1.2025.10.14.05.39.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 05:39:58 -0700 (PDT) From: Abel Vesa Date: Tue, 14 Oct 2025 15:38:31 +0300 Subject: [PATCH v2 6/7] drm/msm/dp: Add support for Glymur Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251014-glymur-display-v2-6-ff935e2f88c5@linaro.org> References: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> In-Reply-To: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa , Dmitry Baryshkov X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=1827; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=BDhxfQSATkvz5PZ4qM3SXapXE8VjPOJ1bFOc4+xtjJc=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBo7kSIX67Zq3tsYRsWCfhopNDqKPVvETlIfD1W6 4ePvOkV2P2JAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaO5EiAAKCRAbX0TJAJUV VoSsD/9c8jG5AXRyE0vUUUPGQ7sK6F5ou4qaOoBv3ATYVnIwMEgjUdvv2gLOt2eMHIJ+gemHKSp gp78ksd0knDi5n+aT3m74sVTvm3NIzu8Mefer8b0KzmXvMtf/inL1CwLo3VIxgzUHzsNVl0ltEv SLw/G9zaj43iCqw/hgpuGOlpkONE9mktmkGKUHqDZvclAmmjxi3nzL2uDfdfL2g8Bim9P0Dr9cd V+iGCOogdKRPg/n/ZgViXWKAqXDX+ISYo8S7BA5yXOF/9ALDaKrbUzXZ0u8Q7VqRWO/cMhPMcHy JSW1TcaWQOZF8FX3H8QojPdtPcBbwUyavynx8GXuTBOtGJRJ4R0i4lR1poz0NMuZPoSxOC3wDzt PyEnCa1ZIE4MKbcLEj481EOBBbA++T/xyrWhlVIJCz+MEVMl0MXsaPSapnNF9oFce3alzL1EEvs UVqFRDYMturZ3Dw7RI1esR1vQIFdRIIKllez86KG/16sID3j6zejfjWV1uMidqxdeUWroO0jri8 SVy/c6GBMZ0DkPsS8HpEmzu1kKHd76rQdYaTxYYzVyKjwoYz+zi3iDiGrsxdN9KXpvtBlNnN22I gJ1FpIS/8X4qXCu8G2ebruZHlkSBfRwkg6TmXcMjrVEMe8WgzohKzpBl1p2qKuyr8XscVb6k7hy nJ2w2fq0zH47GzA== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE The Qualcomm Glymur platform comes with 4 DisplayPort controllers, which have a different core revision compared to all previous platforms. Describe them and add the compatible. Reviewed-by: Dmitry Baryshkov Signed-off-by: Abel Vesa --- drivers/gpu/drm/msm/dp/dp_display.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/gpu/drm/msm/dp/dp_display.c b/drivers/gpu/drm/msm/dp/d= p_display.c index d87d47cc7ec3eb757ac192c411000bc50b824c59..9bd9cd5c1e03cc17598b222177b= 6682bbcd89f0c 100644 --- a/drivers/gpu/drm/msm/dp/dp_display.c +++ b/drivers/gpu/drm/msm/dp/dp_display.c @@ -130,6 +130,14 @@ struct msm_dp_desc { bool wide_bus_supported; }; =20 +static const struct msm_dp_desc msm_dp_desc_glymur[] =3D { + { .io_start =3D 0x0af54000, .id =3D MSM_DP_CONTROLLER_0, .wide_bus_suppor= ted =3D true }, + { .io_start =3D 0x0af5c000, .id =3D MSM_DP_CONTROLLER_1, .wide_bus_suppor= ted =3D true }, + { .io_start =3D 0x0af64000, .id =3D MSM_DP_CONTROLLER_2, .wide_bus_suppor= ted =3D true }, + { .io_start =3D 0x0af6c000, .id =3D MSM_DP_CONTROLLER_3, .wide_bus_suppor= ted =3D true }, + {} +}; + static const struct msm_dp_desc msm_dp_desc_sa8775p[] =3D { { .io_start =3D 0x0af54000, .id =3D MSM_DP_CONTROLLER_0, .wide_bus_suppor= ted =3D true }, { .io_start =3D 0x0af5c000, .id =3D MSM_DP_CONTROLLER_1, .wide_bus_suppor= ted =3D true }, @@ -187,6 +195,7 @@ static const struct msm_dp_desc msm_dp_desc_x1e80100[] = =3D { }; =20 static const struct of_device_id msm_dp_dt_match[] =3D { + { .compatible =3D "qcom,glymur-dp", .data =3D &msm_dp_desc_glymur }, { .compatible =3D "qcom,sa8775p-dp", .data =3D &msm_dp_desc_sa8775p }, { .compatible =3D "qcom,sc7180-dp", .data =3D &msm_dp_desc_sc7180 }, { .compatible =3D "qcom,sc7280-dp", .data =3D &msm_dp_desc_sc7280 }, --=20 2.48.1 From nobody Fri Dec 19 20:32:36 2025 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 987A9314B71 for ; Tue, 14 Oct 2025 12:40:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445607; cv=none; b=SOzwKO1o3aJuM+NZMtMXpTz53Mc1jLd5qcD98FSdlw7X0TmtSGkIOzhyUlnO+hDu5ym4RXGPMfjmnMv92WLxHfG4ikSZUsgWpb9hEa8VLfk6wSnJx6e7E6R74dsWE6e0FR15aupu0jt1Q8Nbu5KQXOSt0KGbegFIEJeuwh6tWZM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760445607; c=relaxed/simple; bh=mQsq9Lyl9Xj4ieWxCs4ifLYeBM7hE4agqANYBsIaYvs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=d3CS55zb9P2nwcFEjLGR3cErxhSihqaL7wP5jF69z3OtOESiJW5U96Lq00cg/ELm9qQykd1BDaW82jC/oUYvq24vFsTocqsk4OyDa4g/3CPpq6GkmwokuL+16GPJwR15U8yInR+HusXabSFLDyinPl0D4SIFLumaAHFrjT6j/kA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=OtiKkKAT; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="OtiKkKAT" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-46e4f2696bdso53373975e9.0 for ; Tue, 14 Oct 2025 05:40:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760445604; x=1761050404; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=1RYyzsf7oZTpApmmhnHm39MnizxtLSKAObcAdZ76I/g=; b=OtiKkKATctyk+AcZxVZ2GjGR2kA3nRYxwqmAMXyLtoARxWbyko+6Iu/s2dwNHCtDIC 3lAIe3odM4tHy/AaHCvdI0k8UMftkmQqxTyA4ylMO82SVUSb2hPQk5B8vDANxBUmIxbU rnWOKcy16FZPIEmKY+IjxXCF85DgCMr8b7wBsXGAACfyjZjTQOdvTGTzM2pv6qlBZtPc nCLYdRD0GKwwWzBJvpTgE/Rr9Cyh15oJzcT+EHjDjE6cz4OVso3+rxblWVQ4Ej6cuY+s iSKj7yAHRWK04uqcaX/TVPtdt9MI9taOgX+poKHBot/jRkVb5CaBJga2DtrUh+M9YJbe AO5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760445604; x=1761050404; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1RYyzsf7oZTpApmmhnHm39MnizxtLSKAObcAdZ76I/g=; b=E0YFKw11gSrZFbtoJrJiywIBZ7WOoBZaok/N+JD73cfGw7yOozeo9jvCsQiHP5jKE6 fov22kNwdDGNMoJOULGInydhvv+24er8d1M0GbFoWwRWbl00MF43JKVfhI3XvsclgVzc c9L9dlgbCg2+l1LxdSJrFBAuFhN6IlirhLTklkfkaOoQiJpBeAcqMJWfMDP2ePK+KmDU p0BnhDh/or+VSiZZjEizQcoWiRqmSDEXKxhBoQ5B6+PWa4YjacSc4YFNHevsCVJZ5U32 EA3Vh3vjbRshQScPaKM8aJ1FmQpB2jPNEk+Z68au3iZOqW/wLLSR8yR74LLUYLooHX2P PVoA== X-Forwarded-Encrypted: i=1; AJvYcCX7mSmz9e25dEXTHyr9R1Cu5Q6o0CHtQm1tfMVY+2ETkr2tWd2s+02h+D/uutpJZN15NI6pDg1jDwGsjYY=@vger.kernel.org X-Gm-Message-State: AOJu0YwtgxMqm2i90bWeSLFVVIPJDzTvEujcpP8JLtv6VRRG3DbzhieR TlZiFNwRLKoU9/GLI9J6eagdXA45rwzZ597sHwRFzsYGz3ZiYSRHYPn8Fbp/V8l9XQc= X-Gm-Gg: ASbGncuvuaJUP6WPFVfyc6eTfO2G/7+vzgi6xfedlTADSzHYuXNuNT6obTjd3AGv3N9 eIP55EvGPY1628wY2yuGjOThuQVbybDo/oyg4pnY3YIYz3pfbQPj0NGbifnL7JNzgqOg2r27kO9 e6Xii+Z/hC0VRucTCua3VOGcu9/XMb3gNrXpJMM/++sBb7jp0iGJPbQpdQQ9faATyJenv/aaNMb Iajs8N+5A0D2Y0U0KjXvZ56WGpwhVLmO8C2LtIMhW9MzIuf7P9kB5G67D04rP4o8p1xoG/016Zs PTrO+wn7YjMGk5VLpf5bScAcaRBaO3RnMZNb4On1+2DcgmNxbhhMgjh3qJj5mHlpVIO8rDvx6HB ChxExzRUaVMhp7qrtsyEk7qbvuyFSLWpB4flGulveGKnRhnzx3FpVk5N21rh+R3Ew X-Google-Smtp-Source: AGHT+IEf7Z8/P3u133rQ5LFYuWk/L8zLU2JN4M/uTzSeOh4jfJpa55YeNQBn0KZm+7kKT+tReAAC5Q== X-Received: by 2002:a05:600c:a402:b0:46e:4705:4958 with SMTP id 5b1f17b1804b1-46fa9b9a362mr150432245e9.30.1760445603208; Tue, 14 Oct 2025 05:40:03 -0700 (PDT) Received: from hackbox.lan ([86.121.7.169]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb482b9easm245813815e9.1.2025.10.14.05.40.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Oct 2025 05:40:02 -0700 (PDT) From: Abel Vesa Date: Tue, 14 Oct 2025 15:38:32 +0300 Subject: [PATCH v2 7/7] soc: qcom: ubwc: Add configuration Glymur platform Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251014-glymur-display-v2-7-ff935e2f88c5@linaro.org> References: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> In-Reply-To: <20251014-glymur-display-v2-0-ff935e2f88c5@linaro.org> To: Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Neil Armstrong , Kuogee Hsieh , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Abel Vesa X-Mailer: b4 0.15-dev-dedf8 X-Developer-Signature: v=1; a=openpgp-sha256; l=1513; i=abel.vesa@linaro.org; h=from:subject:message-id; bh=mQsq9Lyl9Xj4ieWxCs4ifLYeBM7hE4agqANYBsIaYvs=; b=owEBbQKS/ZANAwAKARtfRMkAlRVWAcsmYgBo7kSLNYRKifdBgcF3xKNW0WLXs4gtszg2kFZsA pL/BdVpBNaJAjMEAAEKAB0WIQRO8+4RTnqPKsqn0bgbX0TJAJUVVgUCaO5EiwAKCRAbX0TJAJUV VvKnD/sFavrflS06oimK1daRufz4+wRv0bIIBt/XB5fqDqKLrMdYTIA7A5Fsj7R08LRp5BTAcrp BJm0xLXVWeimbSlBheggj6qzBsm49RkBN4ZnBmdBPhiLMmzhydaU1Je7u8JUl7SoMX/AWYqBi0a uesyngx3xE97NQlls+wJmmzieK/dsUGa5VBFLlqh0OSNfX7cOCAWbYCePIb6bG9pWQuEH9beBBL p3n/QtpliEJl2jHk25LUUD41u8jOk+CV59HQdrnZpdMjSXV36M2sZfGpmOcHESc+mYACbCaQPZt TUC14Oy+kID1GoFwiPSlZsDx1u1dwfpJ/qjBtlP1Wbg8izyPK0tISJDXjDpJuw4hv1pG0f+w21t SPRTSVVHbBTDDgFAkuHREGYJnJJtmj5R+5OrYeW5ovdMYO6bYwbw/4eARHLDEHLjJ9N4ODcwm6F FGDbeAzXZGGpLN6oR7ZYAE2p41SYzHOy3YvTOHXIhp2S2PxUqw3xFPiuOXWtv9hmh/D2MkUBb2O 55CEQyxkyQ6eTLUZeni7/5amUjQVto2+Ll2kZ5pINNLSzcJcR4SDFJvRh8mz9bqKNjtvq8W7Z0m KrBE/UfUAoDweX0ZAdmEiBfuJ4i2uLRPvCwxwpmr94rCTlZehiCcj/iXvvRPyEZ9bjGHVyIIwLe Uu9CvVduMzdmKSg== X-Developer-Key: i=abel.vesa@linaro.org; a=openpgp; fpr=6AFF162D57F4223A8770EF5AF7BF214136F41FAE Describe the Universal Bandwidth Compression (UBWC) configuration for the new Glymur platform. Signed-off-by: Abel Vesa --- drivers/soc/qcom/ubwc_config.c | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/drivers/soc/qcom/ubwc_config.c b/drivers/soc/qcom/ubwc_config.c index 15d373bff231d770e00fe0aee1b5a95c7b8a6305..7cca2afb68e3e9d33f3066f1deb= 3b9fcc01641a1 100644 --- a/drivers/soc/qcom/ubwc_config.c +++ b/drivers/soc/qcom/ubwc_config.c @@ -218,11 +218,23 @@ static const struct qcom_ubwc_cfg_data x1e80100_data = =3D { .macrotile_mode =3D true, }; =20 +static const struct qcom_ubwc_cfg_data glymur_data =3D { + .ubwc_enc_version =3D UBWC_5_0, + .ubwc_dec_version =3D UBWC_5_0, + .ubwc_swizzle =3D UBWC_SWIZZLE_ENABLE_LVL2 | + UBWC_SWIZZLE_ENABLE_LVL3, + .ubwc_bank_spread =3D true, + /* TODO: highest_bank_bit =3D 15 for LP_DDR4 */ + .highest_bank_bit =3D 16, + .macrotile_mode =3D true, +}; + static const struct of_device_id qcom_ubwc_configs[] __maybe_unused =3D { { .compatible =3D "qcom,apq8016", .data =3D &no_ubwc_data }, { .compatible =3D "qcom,apq8026", .data =3D &no_ubwc_data }, { .compatible =3D "qcom,apq8074", .data =3D &no_ubwc_data }, { .compatible =3D "qcom,apq8096", .data =3D &msm8998_data }, + { .compatible =3D "qcom,glymur", .data =3D &glymur_data}, { .compatible =3D "qcom,msm8226", .data =3D &no_ubwc_data }, { .compatible =3D "qcom,msm8916", .data =3D &no_ubwc_data }, { .compatible =3D "qcom,msm8917", .data =3D &no_ubwc_data }, --=20 2.48.1