From nobody Sat Feb 7 23:22:48 2026 Received: from mail-pg1-f174.google.com (mail-pg1-f174.google.com [209.85.215.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5ECC01E5B95 for ; Mon, 13 Oct 2025 11:56:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760356614; cv=none; b=O105moZdqSLWcNCVVhxvRpKup3ZVfyntySpJNYPRhv8GlMxAoW6rc7PnKAXa1NPqMkeSD0cPNsR0dZXShHTFFnI0Ldcit1MhnmG3eFTK1qK2vXr5uQYq+duLsQpg6y00Y77BbUxr/b4oZrBY8Y+9KqFcusuNiOEKX43T93gocMw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760356614; c=relaxed/simple; bh=G+zOmCjf/wkA9YLjNjI/rOfASSYyTYR1c53J5rPRF4A=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=TP/8u+ubzN7k2XhJXpU1mjCXWXLJVxOsAM4CXtb6PKqIpm6gg7GMT4byR4zKnVln3IRtecW8eyS7ThvBNg7iBkwj+umhk6rAwUHyEiMpj1lKp8QgWnbSs8x4GSEWf6dTIlYtQF14sHyf+G0dMTzKbL6cUDjMWtQFx+I1RY4+XE4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RkMh9uGi; arc=none smtp.client-ip=209.85.215.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RkMh9uGi" Received: by mail-pg1-f174.google.com with SMTP id 41be03b00d2f7-b632a6b9effso2507585a12.1 for ; Mon, 13 Oct 2025 04:56:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760356610; x=1760961410; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=DMNbKAS1DmQTpbaCTmkQ1x83qqUuVua6ykRBIIUP2ws=; b=RkMh9uGij4nTiaCqPDfWFDH4dviaI8sa8L1NyPXWI0gX+XqqjZ/FLEUxslNNkb8wav MjlHcsonJ0vcjJ++9uDKm3DyhAZkUvS8f5WVHiPJftdqGyZVj3cDrQOF7eurkiIjMrlE ASTD2SyLDXQflhkuN8XAKi5GQaOFWx0f3Eh1JZ4odbrquKO+JwjII8bn3tXsgEkeLwO7 Top91kOJwMXWA+ch/dXHbzt+XMSUfKHJhCqqFGKnJ9Lb0rY/4PRiMQpQRa9fZFo3LvQN o46r17gFMW29Mjv7/MAE1t43xACMpFyz+Uw9K0escIZ81spHP4yELQuSgc/m0+XdYtf3 bCZA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760356610; x=1760961410; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=DMNbKAS1DmQTpbaCTmkQ1x83qqUuVua6ykRBIIUP2ws=; b=e8QkHSiETG5UQxNr/YJr0yPgxX1RdFD2K8bRf4QICn1ba16VQSJaq0Pso3jMwU15qP lNReo/Ki1MXjMl4QJij3OvsIkD8BcYjDHTyLSVJKOVZwMt+dBKBBGnxnNdOQMzT/VLFk UmMam3QsghgUdpWZB8RkA730PIK/H0XxT50MZJVvLKo0FYPjzvTZ+PXaPDQa/N/f55jn FAYyYM94kHQpvEq9seFZRy+dkAvHzPga7LQPIrIV/3JxOny9hq5P34/rjFwIuOoVjLzX Kg8tLIJmwW+n9u1uussKnyYbUKKGukxkjzZHYiiZ+YFCSDomJ+8X6YCqceS11R7R8B4x W9Pg== X-Forwarded-Encrypted: i=1; AJvYcCWpvqJ+CLSb5AK96W5Gdo15ZmNgnunjLOKJ0LWpz0edPUXd2JU9OptecaAS3mMbeKwQdgks6cVh9QD2AMY=@vger.kernel.org X-Gm-Message-State: AOJu0YwskYYx5kxdyWwiFHEBRCs4YXzr97WaaeNwRMSG+jZ7p4b8wGfs TIAu76T63/Nr3i/OcnGqymvP55V3DmbaIxaU7RCONyXRrzLU2AYNUHWU X-Gm-Gg: ASbGnctaNxTBROXxqI6+1nCpoFSFRGjkdummPV9SeyW4b8p6VpuuEWu+YyW0co/27Vq 6QRRHz0ptNg6iWVfEBqT16wlKjyGRJ/wS966pLwL6Fs80GSpiTnek/GRcWEV/tkJchWjxneLOm0 LZ0wgCx+XV9CnHQ1HuXZy+dINC61y1xSehvJFRUamAegQnz3KgKzLVGynK6jPbQoRd88XED0IRZ 3K57TFhtaoP5GKShkQcTC+uEqgmh7IP5j/00rqJGHJOgzzxXQFp7R/2kU/1RHM9aSzegHB916+U xb+QDQKMkFNMrfuwMxaCeYPgg02hYcV5NvJalB422UhG7JivUL9BFlycyTbj/jeLQw1b+Qae/+c oHtu2kfhLQCbeTdOlfk5qDB+wISlFKIK4+t1+Xpz65CwhXlg= X-Google-Smtp-Source: AGHT+IELhKQzMw16baA4ZvWPObux6nLSOAeGkOJBa2KquK8bQ5F09VvJpgl7OeB+XuP/7knoRksyJA== X-Received: by 2002:a17:902:f64a:b0:277:9193:f2da with SMTP id d9443c01a7336-29027356c8emr277255775ad.5.1760356609447; Mon, 13 Oct 2025 04:56:49 -0700 (PDT) Received: from nuvole ([154.83.87.231]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29040e02648sm98182075ad.116.2025.10.13.04.56.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 13 Oct 2025 04:56:48 -0700 (PDT) From: Pengyu Luo To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Pengyu Luo Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] arm64: dts: qcom: sc8280xp: Fix shifted GPI DMA channels Date: Mon, 13 Oct 2025 19:55:05 +0800 Message-ID: <20251013115506.103649-1-mitltlatltl@gmail.com> X-Mailer: git-send-email 2.51.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The GPI DMA channels in sc8280xp.dtsi are wrong. Let's fix it. Origianl patch was rebased to the linux-next and formated to a new patch again later, then it got the GPI DMA channels in the new patch shifted. Fixes: 71b12166a2be ("arm64: dts: qcom: sc8280xp: Describe GPI DMA controll= er nodes") Signed-off-by: Pengyu Luo Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 170 ++++++++++++------------- 1 file changed, 85 insertions(+), 85 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/q= com/sc8280xp.dtsi index 279e5e6be..963ce2362 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -967,8 +967,8 @@ i2c16: i2c@880000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 6 QCOM_GPI_SPI>, - <&gpi_dma2 1 6 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma2 0 0 QCOM_GPI_I2C>, + <&gpi_dma2 1 0 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -989,8 +989,8 @@ spi16: spi@880000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 0 QCOM_GPI_I2C>, - <&gpi_dma2 1 0 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma2 0 0 QCOM_GPI_SPI>, + <&gpi_dma2 1 0 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1011,8 +1011,8 @@ i2c17: i2c@884000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 0 QCOM_GPI_SPI>, - <&gpi_dma2 1 0 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma2 0 1 QCOM_GPI_I2C>, + <&gpi_dma2 1 1 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1033,8 +1033,8 @@ spi17: spi@884000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 1 QCOM_GPI_I2C>, - <&gpi_dma2 1 1 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma2 0 1 QCOM_GPI_SPI>, + <&gpi_dma2 1 1 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1069,8 +1069,8 @@ i2c18: i2c@888000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 1 QCOM_GPI_SPI>, - <&gpi_dma2 1 1 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma2 0 2 QCOM_GPI_I2C>, + <&gpi_dma2 1 2 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1091,8 +1091,8 @@ spi18: spi@888000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 2 QCOM_GPI_I2C>, - <&gpi_dma2 1 2 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma2 0 2 QCOM_GPI_SPI>, + <&gpi_dma2 1 2 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1131,8 +1131,8 @@ i2c19: i2c@88c000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 2 QCOM_GPI_SPI>, - <&gpi_dma2 1 2 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma2 0 3 QCOM_GPI_I2C>, + <&gpi_dma2 1 3 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1153,8 +1153,8 @@ spi19: spi@88c000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 3 QCOM_GPI_I2C>, - <&gpi_dma2 1 3 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma2 0 3 QCOM_GPI_SPI>, + <&gpi_dma2 1 3 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1175,8 +1175,8 @@ i2c20: i2c@890000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 3 QCOM_GPI_SPI>, - <&gpi_dma2 1 3 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma2 0 4 QCOM_GPI_I2C>, + <&gpi_dma2 1 4 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1197,8 +1197,8 @@ spi20: spi@890000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 4 QCOM_GPI_I2C>, - <&gpi_dma2 1 4 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma2 0 4 QCOM_GPI_SPI>, + <&gpi_dma2 1 4 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1241,8 +1241,8 @@ spi21: spi@894000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 4 QCOM_GPI_SPI>, - <&gpi_dma2 1 4 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma2 0 5 QCOM_GPI_SPI>, + <&gpi_dma2 1 5 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1285,8 +1285,8 @@ spi22: spi@898000 { <&aggre1_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma2 0 5 QCOM_GPI_SPI>, - <&gpi_dma2 1 5 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma2 0 6 QCOM_GPI_SPI>, + <&gpi_dma2 1 6 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1338,7 +1338,7 @@ spi23: spi@89c000 { }; }; =20 - gpi_dma0: dma-controller@900000 { + gpi_dma0: dma-controller@900000 { compatible =3D "qcom,sc8280xp-gpi-dma", "qcom,sm6350-gpi-dma"; reg =3D <0 0x00900000 0 0x60000>; =20 @@ -1393,8 +1393,8 @@ i2c0: i2c@980000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 7 QCOM_GPI_I2C>, - <&gpi_dma0 1 7 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma0 0 0 QCOM_GPI_I2C>, + <&gpi_dma0 1 0 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1415,8 +1415,8 @@ spi0: spi@980000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 0 QCOM_GPI_I2C>, - <&gpi_dma0 1 0 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma0 0 0 QCOM_GPI_SPI>, + <&gpi_dma0 1 0 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1437,8 +1437,8 @@ i2c1: i2c@984000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 0 QCOM_GPI_SPI>, - <&gpi_dma0 1 0 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma0 0 1 QCOM_GPI_I2C>, + <&gpi_dma0 1 1 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1459,8 +1459,8 @@ spi1: spi@984000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 1 QCOM_GPI_I2C>, - <&gpi_dma0 1 1 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma0 0 1 QCOM_GPI_SPI>, + <&gpi_dma0 1 1 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1481,8 +1481,8 @@ i2c2: i2c@988000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 1 QCOM_GPI_SPI>, - <&gpi_dma0 1 1 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma0 0 2 QCOM_GPI_I2C>, + <&gpi_dma0 1 2 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1503,8 +1503,8 @@ spi2: spi@988000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 2 QCOM_GPI_I2C>, - <&gpi_dma0 1 2 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma0 0 2 QCOM_GPI_SPI>, + <&gpi_dma0 1 2 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1539,8 +1539,8 @@ i2c3: i2c@98c000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 2 QCOM_GPI_SPI>, - <&gpi_dma0 1 2 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma0 0 3 QCOM_GPI_I2C>, + <&gpi_dma0 1 3 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1561,8 +1561,8 @@ spi3: spi@98c000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 3 QCOM_GPI_I2C>, - <&gpi_dma0 1 3 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma0 0 3 QCOM_GPI_SPI>, + <&gpi_dma0 1 3 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1583,8 +1583,8 @@ i2c4: i2c@990000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 3 QCOM_GPI_SPI>, - <&gpi_dma0 1 3 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma0 0 4 QCOM_GPI_I2C>, + <&gpi_dma0 1 4 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1605,8 +1605,8 @@ spi4: spi@990000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 4 QCOM_GPI_I2C>, - <&gpi_dma0 1 4 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma0 0 4 QCOM_GPI_SPI>, + <&gpi_dma0 1 4 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1627,8 +1627,8 @@ i2c5: i2c@994000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 4 QCOM_GPI_SPI>, - <&gpi_dma0 1 4 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma0 0 5 QCOM_GPI_I2C>, + <&gpi_dma0 1 5 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1649,8 +1649,8 @@ spi5: spi@994000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 5 QCOM_GPI_I2C>, - <&gpi_dma0 1 5 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma0 0 5 QCOM_GPI_SPI>, + <&gpi_dma0 1 5 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1671,8 +1671,8 @@ i2c6: i2c@998000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 5 QCOM_GPI_SPI>, - <&gpi_dma0 1 5 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma0 0 6 QCOM_GPI_I2C>, + <&gpi_dma0 1 6 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1693,8 +1693,8 @@ spi6: spi@998000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 6 QCOM_GPI_I2C>, - <&gpi_dma0 1 6 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma0 0 6 QCOM_GPI_SPI>, + <&gpi_dma0 1 6 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1715,8 +1715,8 @@ i2c7: i2c@99c000 { <&aggre1_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma0 0 6 QCOM_GPI_SPI>, - <&gpi_dma0 1 6 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma0 0 7 QCOM_GPI_I2C>, + <&gpi_dma0 1 7 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1800,8 +1800,8 @@ i2c8: i2c@a80000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 7 QCOM_GPI_I2C>, - <&gpi_dma1 1 7 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma1 0 0 QCOM_GPI_I2C>, + <&gpi_dma1 1 0 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1822,8 +1822,8 @@ spi8: spi@a80000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 0 QCOM_GPI_I2C>, - <&gpi_dma1 1 0 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma1 0 0 QCOM_GPI_SPI>, + <&gpi_dma1 1 0 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1844,8 +1844,8 @@ i2c9: i2c@a84000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 0 QCOM_GPI_SPI>, - <&gpi_dma1 1 0 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma1 0 1 QCOM_GPI_I2C>, + <&gpi_dma1 1 1 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1866,8 +1866,8 @@ spi9: spi@a84000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 1 QCOM_GPI_I2C>, - <&gpi_dma1 1 1 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma1 0 1 QCOM_GPI_SPI>, + <&gpi_dma1 1 1 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1888,8 +1888,8 @@ i2c10: i2c@a88000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 1 QCOM_GPI_SPI>, - <&gpi_dma1 1 1 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma1 0 2 QCOM_GPI_I2C>, + <&gpi_dma1 1 2 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1910,8 +1910,8 @@ spi10: spi@a88000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 2 QCOM_GPI_I2C>, - <&gpi_dma1 1 2 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma1 0 2 QCOM_GPI_SPI>, + <&gpi_dma1 1 2 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1932,8 +1932,8 @@ i2c11: i2c@a8c000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 2 QCOM_GPI_SPI>, - <&gpi_dma1 1 2 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma1 0 3 QCOM_GPI_I2C>, + <&gpi_dma1 1 3 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1954,8 +1954,8 @@ spi11: spi@a8c000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 3 QCOM_GPI_I2C>, - <&gpi_dma1 1 3 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma1 0 3 QCOM_GPI_SPI>, + <&gpi_dma1 1 3 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -1976,8 +1976,8 @@ i2c12: i2c@a90000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 3 QCOM_GPI_SPI>, - <&gpi_dma1 1 3 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma1 0 4 QCOM_GPI_I2C>, + <&gpi_dma1 1 4 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -1998,8 +1998,8 @@ spi12: spi@a90000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 4 QCOM_GPI_I2C>, - <&gpi_dma1 1 4 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma1 0 4 QCOM_GPI_SPI>, + <&gpi_dma1 1 4 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -2020,8 +2020,8 @@ i2c13: i2c@a94000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 4 QCOM_GPI_SPI>, - <&gpi_dma1 1 4 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma1 0 5 QCOM_GPI_I2C>, + <&gpi_dma1 1 5 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -2042,8 +2042,8 @@ spi13: spi@a94000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 5 QCOM_GPI_I2C>, - <&gpi_dma1 1 5 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma1 0 5 QCOM_GPI_SPI>, + <&gpi_dma1 1 5 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -2064,8 +2064,8 @@ i2c14: i2c@a98000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 5 QCOM_GPI_SPI>, - <&gpi_dma1 1 5 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma1 0 6 QCOM_GPI_I2C>, + <&gpi_dma1 1 6 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 @@ -2086,8 +2086,8 @@ spi14: spi@a98000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 6 QCOM_GPI_I2C>, - <&gpi_dma1 1 6 QCOM_GPI_I2C>; + dmas =3D <&gpi_dma1 0 6 QCOM_GPI_SPI>, + <&gpi_dma1 1 6 QCOM_GPI_SPI>; dma-names =3D "tx", "rx"; =20 @@ -2108,8 +2108,8 @@ i2c15: i2c@a9c000 { <&aggre1_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>; interconnect-names =3D "qup-core", "qup-config", "qup-memory"; =20 - dmas =3D <&gpi_dma1 0 6 QCOM_GPI_SPI>, - <&gpi_dma1 1 6 QCOM_GPI_SPI>; + dmas =3D <&gpi_dma1 0 7 QCOM_GPI_I2C>, + <&gpi_dma1 1 7 QCOM_GPI_I2C>; dma-names =3D "tx", "rx"; =20 --=20 2.51.0