From nobody Sun Feb 8 20:53:23 2026 Received: from mail-ej1-f48.google.com (mail-ej1-f48.google.com [209.85.218.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D4F82C2346 for ; Thu, 9 Oct 2025 12:34:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760013277; cv=none; b=DLUUGtGaykPd4jg77ZKKHhT4qJ72XlPARppD/lGuJwggGON1dd6Q2NL+FGpiAf75H8hyDud0SV0Tp+6KDraoxNz27/clgYONH3crZD8hdCplh8XKSVxoATsyspIjX/DTiBBkJx7yobRF1TxgUE/0H9Ahvi91fVgUVp5NDsuNX7Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760013277; c=relaxed/simple; bh=a4GlgwvcqPDJxB9eGC77cLnTgj/F4o2Kt+bX3hdWo68=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=RbyFVBliexmn3vSOHG6LRTlzqNOn8cVG9e8o1sVgiADmoSK2kQcI8symzwWWIdcpUW2BAhjPUErOx2trilTugMeQnrC3g91JUJDaC9MLRv3DJkjOxpuvETOtcI1b/Fdzu7fUUdidUt0hV4QJN0nG3gSOdIIA+euPvX7/PS98xk0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=FgSAjyof; arc=none smtp.client-ip=209.85.218.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="FgSAjyof" Received: by mail-ej1-f48.google.com with SMTP id a640c23a62f3a-b3e44f22f15so128435266b.2 for ; Thu, 09 Oct 2025 05:34:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1760013274; x=1760618074; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=nyerg8bw/pkBgKExI4csMFP+hBYhO0IhRcEHv3iMtPw=; b=FgSAjyofjvIDBNDleCeWfMN6ipuZNaX5mATThz+0IXJOY233F8cr8Cw8OYz0T7KoVl a5pgRouI//Pb6dVSjLWJTOp1XVu9u07DFXOfgxBNXqtdpwKGMb/oQm8r/4+ni0W4QG4E faGNXAj4fPTp5BVrwTneOC0398ka1V953Ym8QkK9+XsLAXtQnw1kxvKpne3y/sW5JUEu LG75E1vsUn1VmX8Bp+oCxhG5kIbiv8F2nqWm39jjwilh8V+HnoL+Qlp4vr6O02Mo9jR2 uhheGW2PBEXK1xP/U8M22MNkPiedbhO5T5TV0tmajInmSGzWtnNyFFIjMyd4ZlCrpfCf jksw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760013274; x=1760618074; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=nyerg8bw/pkBgKExI4csMFP+hBYhO0IhRcEHv3iMtPw=; b=JaPurJmPJSb/qy7EuBJACR+8CJr7wq4dECgpeSHd55CI8tKRZzZwht0iF7psHHRt5F lchm7y5jUnwDbg8/y43CPg6dbxkmqAC86mV31KhxbMzY9mdMFMrMDGxNPhnOyMahkhKV 26RJut1ltBENAyVyBDzwVUoMmFRVYZsgeKsLXdmKzEHV9BpkIVQ3tzI8kFmtcQIG3SzI 5+I7v5FcLl2lbNU4fRLW6z9elilkfl91QFg6eYe63xPFBeQx4FWyHcn17OKOXU3ujMY/ DZjpVtRWpa80dUVt5nayCKo+vH7Ox1ad1ccIyIy3msXVOyeRNdC704VPcGi/+yFEHzNy iG+w== X-Forwarded-Encrypted: i=1; AJvYcCW4U5fCyr+v0CZ9lq0hiyw4DZorDCJMgnHLgzJfyCzv6ifSVZMmIb+VKt92hR+jH0sRouxyI3t3wcRN18w=@vger.kernel.org X-Gm-Message-State: AOJu0YxJb59Z8OxAsNP27kLbBt+QTObJyPuAsOOiJCx4g5Ihkhpkv8Se 4S09ey5TS4hr0pg+rZhkFKZbM+LjdBKJcWlLxuVL/wQBYrOTzWnymMsP X-Gm-Gg: ASbGncs0lxVvK444fSkVcLPb9BUrqhMOf4n6NlwLBTTHeoi4q1KY2TGCFvrStoRvisa qVEZ+UQ6A0VsVVj+UWL7KScCuargzC1p71U2tDvysSZid4i8JMRAL99UGTdAUOhe0nc9K4EaM7F k32CdbmUXNBou0fqvm1uOH08h7TUNXkgIO4dLWdnFsZM4cVujSxq9pd1irysAft/hkuYOnttaOD dRrAGCV4qNmxxSzBKUYkAk40snVX4/rdPTK9tJjNvXEVkOMfUjJpVfhhdazIPHPLpNkkNu1NlAl yT29NUpLMZCT0NivSzpp96Sr3tlM9SarrKSF17ahruSxztX6YwxZKfdWCBt8U13OhulGjYcVumA NlzivmQzNJE3dak3Jkf2G9PYoxavWvgNQYaZBw9sL1Vy65ykpmP3ZoKbPh5dSjn/m X-Google-Smtp-Source: AGHT+IG5+niC5l+3hZxoFmTdeEk+aq9D5d4xuawADwnDB5QSeo27pDH2M5zv9nhRFISRnH+oe0SscQ== X-Received: by 2002:a17:906:abc4:b0:b46:1db9:cb76 with SMTP id a640c23a62f3a-b50aba9f7aemr661934966b.39.1760013273388; Thu, 09 Oct 2025 05:34:33 -0700 (PDT) Received: from alchark-surface.localdomain ([185.209.196.169]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-b4865f741f1sm1897957766b.39.2025.10.09.05.34.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 Oct 2025 05:34:32 -0700 (PDT) From: Alexey Charkov Date: Thu, 09 Oct 2025 16:34:01 +0400 Subject: [PATCH] arm64: dts: rockchip: Remove non-functioning CPU OPPs from RK3576 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251009-rk3576_opp-v1-1-67f073a7323f@gmail.com> X-B4-Tracking: v=1; b=H4sIALir52gC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyDHUUlJIzE vPSU3UzU4B8JSMDI1NDAwNL3aJsY1Nzs/j8ggJd86TEtOTElNQ0CyMDJaCGgqLUtMwKsGHRsbW 1ADNSMK9cAAAA X-Change-ID: 20251009-rk3576_opp-7bafcadef820 To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Yifeng Zhao , Finley Xiao , Detlev Casanova , Elaine Zhang , Liang Chen Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, stable@vger.kernel.org, Alexey Charkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2003; i=alchark@gmail.com; h=from:subject:message-id; bh=a4GlgwvcqPDJxB9eGC77cLnTgj/F4o2Kt+bX3hdWo68=; b=owGbwMvMwCW2adGNfoHIK0sZT6slMWQ8X30+rrirJKPy35cLE6vzVzz96aV/79ybX/OypNb8F OO4e5xFsqOUhUGMi0FWTJFl7rcltlON+Gbt8vD4CjOHlQlkCAMXpwBMJOgHwx+Odob8xd+tJv0V WjN1YuJaEdNUwe7spqTeh035uhb/HzEx/BX76hJQJrf02J/iedG3gh7xfOm3EHRcvUljvnRcb8E 6aVYA X-Developer-Key: i=alchark@gmail.com; a=openpgp; fpr=9DF6A43D95320E9ABA4848F5B2A2D88F1059D4A5 Drop the top-frequency OPPs from both the LITTLE and big CPU clusters on RK3576, as neither the opensource TF-A [1] nor the recent (after v1.08) binary BL31 images provided by Rockchip expose those. This fixes the problem [2] when the cpufreq governor tries to jump directly to the highest-frequency OPP, which results in a failed SCMI call leaving the system stuck at the previous OPP before the attempted change. [1] https://github.com/ARM-software/arm-trusted-firmware/blob/master/plat/r= ockchip/rk3576/scmi/rk3576_clk.c#L264-L304 [2] https://lore.kernel.org/linux-rockchip/CABjd4Yz4NbqzZH4Qsed3ias56gcga9K= 6CmYA+BLDBxtbG915Ag@mail.gmail.com/ Fixes: 57b1ce903966 ("arm64: dts: rockchip: Add rk3576 SoC base DT") Cc: stable@vger.kernel.org Signed-off-by: Alexey Charkov --- arch/arm64/boot/dts/rockchip/rk3576.dtsi | 12 ------------ 1 file changed, 12 deletions(-) diff --git a/arch/arm64/boot/dts/rockchip/rk3576.dtsi b/arch/arm64/boot/dts= /rockchip/rk3576.dtsi index fc4e9e07f1cf35fb57f132c6d82c48c62bd6265d..f0c3ab00a7f3447a1dbf7874c7b= f758e82e04f25 100644 --- a/arch/arm64/boot/dts/rockchip/rk3576.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3576.dtsi @@ -276,12 +276,6 @@ opp-2016000000 { opp-microvolt =3D <900000 900000 950000>; clock-latency-ns =3D <40000>; }; - - opp-2208000000 { - opp-hz =3D /bits/ 64 <2208000000>; - opp-microvolt =3D <950000 950000 950000>; - clock-latency-ns =3D <40000>; - }; }; =20 cluster1_opp_table: opp-table-cluster1 { @@ -348,12 +342,6 @@ opp-2208000000 { opp-microvolt =3D <925000 925000 950000>; clock-latency-ns =3D <40000>; }; - - opp-2304000000 { - opp-hz =3D /bits/ 64 <2304000000>; - opp-microvolt =3D <950000 950000 950000>; - clock-latency-ns =3D <40000>; - }; }; =20 gpu_opp_table: opp-table-gpu { --- base-commit: ec714e371f22f716a04e6ecb2a24988c92b26911 change-id: 20251009-rk3576_opp-7bafcadef820 Best regards, --=20 Alexey Charkov