From nobody Tue Dec 9 12:58:21 2025 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E52792C0F81 for ; Wed, 8 Oct 2025 18:56:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759949818; cv=none; b=vBK9sNeLaBmafmDhBuTIdHaX4BAvLNiOmPENbtvXEeXIhQYrlAJx7IobKN89o9huTqwnFayRxoloEdqlwwJty4OBIUlQ5UvEE87ccgdt4YXqb2sVepTwC3YwhG60g8yk+fwUNYYmLZY0cO7fDklK9Ezd9Y4PCMYnLZ8x/yJS0+s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759949818; c=relaxed/simple; bh=o2AYik/e+vN8VxsPgeAxxUqzsELYjKj/XmU41yiPdgk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ET9iNXQDSE1H7jAChXjIdT/4jifN2EwPb+D77kcrNNf6hDlFFpku1NeDv7fDWDJ8DtOpa9viZtzl8+0UO8XclHsDZZUg7DCpuBsi9n+4DbTqWnbCZOSmaLbtaChbcGg1OMv66gUCVmA0NNG750NvO++UN/GV1xH3yMf8wBNWWPg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=GGBvR0TW; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="GGBvR0TW" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-3ee15505cdeso225042f8f.0 for ; Wed, 08 Oct 2025 11:56:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1759949815; x=1760554615; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=UrhdDIRe1o3+P/UYLupG9vR2K+U9ntmMSAXW1Y8SyYA=; b=GGBvR0TWZ9l/q+mKkzHEaGooP5OTW69al6DF/zF6F8ytFD5RuZeiSQnshwMTlYEqpl sDpSf+kHeiIUH/2lq+lViBOsEbRBw7Y/QC2y4d1ftv5OBDnhQ5AiyqLzYb+RoLNPgv0q Cv5gJy0Xd8qvI1EtjQ182I88XJbDjVTWDv1+P6hJJodEyqIDyfHG6AuEq6CEPtBNTgUQ PW+6kWAa4z3jCqJczxkrU5sLJ936uRNIHMeGzOf/0eqJ5Agt93xlMxmMZcfOLCEuTLYe Wd6COZQApkBo2Uwk+r6ifJXEz97bsfbAOqkwOfSz1AJRv1k/O1O5FkPHu9pC2Bz3xo3A x9hA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759949815; x=1760554615; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UrhdDIRe1o3+P/UYLupG9vR2K+U9ntmMSAXW1Y8SyYA=; b=S1u8zBjBW1W27x5pbW3JestWKTBjNrluTfBlE8nX8Eq876ATSyw7/q0Z0o7+sanvRW G5M5czY0amZl3aMUk0/FB5E8O1zd6jQVlYkMQYmClPEyOI+IZqwF1qi6A2b7EKicJypL /beivpuDBaQnNxTC3550FO73yuwbUL1mdu0z9skQLcAgIFTEu8LzfMx4n1qU/Y2snMQ7 wpo02pFtLJRgW4uvPRg59AyXswHKZadSF8hz84gT85oC7MHI7Ai4egJJV2AeCAM+ut0l DOxuW0+FshoeW2TFvLEF1twcn7OIiTfuIUqgQSC6gsF/HynEGqJNzUhIXdoo4cwF8qJz 0HLA== X-Forwarded-Encrypted: i=1; AJvYcCV4dR4y8WWvBSbRiaoHwzuXLD0AWtpzrGuTb3AiBsEQvUm8t2gaHxP4Uvdv4SGzsVnAlqXpHlpI6rgnOvQ=@vger.kernel.org X-Gm-Message-State: AOJu0YyVJCkdtIEECUlml/LLTp1Un5tI8yHCH1Iss9CB2QS01UekI8yl iCOtz2Z2aopnc7iONWV3l71lTIcuF00sjOa0Ewbxt/XEf2IhtNB3xOpHyjrlF1y/Ao4= X-Gm-Gg: ASbGncskQwBNlxozU8V0UiwPLP4swks/K4T7fFG7tSZDvx2V/Z46LkfCCbzc5x5qrok r5Q1E4Uk56sYNH6ECIKBa/1bI/Crb3jPIEU4HEiMTDJ/av2E7B9kJFBArqBm/8E4bDJO4ZyUsr3 KNcem2OkM2uB5utfdExAS0EJIS1GrbW4NGNKEscvJALr2mG0b2Xn4PKHCe1o8J8gctS9TtC/oIW 1SfePKHjstCez8riSD9rdtg/bqWPQATLDPPLA3vLBpVw9AjxuoOUpfGysR0txN16h9/1a7ekEkE Ph/TjUzyqWv/bWshQAOl8Fn5jVdAwGYZLk+7vcjHx0bZZtmEZTUMlLpPZnI1Wb89iOpwDNLZXI7 bPBSVsNw6rLn8vQ47KJmdok2K5eaTs1dedo6lstH0ptX7g6SjflRg2ta3CKPcsGyAnjoZUFg= X-Google-Smtp-Source: AGHT+IFhL1ZEQ2bwNk3n6zQQaVBtT46suLjh6nupdx+hhvcnLWv911nqilsond0J7QD6wWtn4NSpWg== X-Received: by 2002:a05:6000:2891:b0:403:8633:b7e3 with SMTP id ffacd0b85a97d-4266e7d461emr3174953f8f.30.1759949815020; Wed, 08 Oct 2025 11:56:55 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:3d9:2080:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4255d8e96e0sm31029735f8f.33.2025.10.08.11.56.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Oct 2025 11:56:54 -0700 (PDT) From: Neil Armstrong Date: Wed, 08 Oct 2025 20:56:48 +0200 Subject: [PATCH RFC v2 1/6] ASoC: qcom: qdsp6: q6prm: add the missing MCLK clock IDs Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251008-topic-sm8x50-next-hdk-i2s-v2-1-6b7d38d4ad5e@linaro.org> References: <20251008-topic-sm8x50-next-hdk-i2s-v2-0-6b7d38d4ad5e@linaro.org> In-Reply-To: <20251008-topic-sm8x50-next-hdk-i2s-v2-0-6b7d38d4ad5e@linaro.org> To: Srinivas Kandagatla , Liam Girdwood , Mark Brown , Jaroslav Kysela , Takashi Iwai , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-sound@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Neil Armstrong , Srinivas Kandagatla X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2123; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=o2AYik/e+vN8VxsPgeAxxUqzsELYjKj/XmU41yiPdgk=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBo5rPywIdUbOeRJo0FaMm38BDXdkqhYAvW2P3VgCLJ zMdx2CCJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCaOaz8gAKCRB33NvayMhJ0ZTtEA CEZknn++6zBfvHda0Mpz9u9YIBluXbjueZX6XarIzYOBvl52JxlMfTv5nfYGQLc8l+h8LFybExrO6Z gcegfFv025V7jepDLrtOL9yt7pQMgHp4ZhsbAch3P7LuMnkd4cbC4lGH1dQhiAIrHfYZdF/590JEM3 Sqt5Xhtc15wd8VtCx5BJVBXKeZCddhh+zW2vWYwhDmnP/C2MeYUnb85C4u85aiGyTRVW8UdVjj1RJa KOIZlAFzj/va0ZDWSxWI4EyWz/Umn5uAYY6nQ8rSOCyM3KXW2VJzRv+ylaXICDdrRzR9k7XRpY8E// ErauRF9mXX5N1ON+HdySo/qIHAdj7ii8r4bFHXw5gROHVBAsX6ZgM/xFYjhEDbyY+fC7cms8ociXOK ZMB1c8F+DeFOFqrxZ611k03fIzCQrJQzFDPyOW9JIzeM6ZwSOzXufd+fwPFU6Mc+wzCT1aEEuFWUh/ r0PfsNPxBMNjC3QY9JH/Ye6dnpXcZcwSWpwqVRlH0Z/l/yu60NUXQhftm7qMHOo5lCwXE5OiQYeIvv G8+LD/2fp38DT/rx10ukwaZeGmRMeII8rbJKs1ICyunVpd3RgkKFR5wvYxr9KJwxhkxaPuoUHGM+jM CZr8dqgNm6n9naoYZkppFR5GzM8HNSTc8uhumNeFCLPh42uzsWii64tTIp+w== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE Add the missing MCLK ids for the q6prm DSP interface. Reviewed-by: Srinivas Kandagatla Signed-off-by: Neil Armstrong --- sound/soc/qcom/qdsp6/q6prm-clocks.c | 5 +++++ sound/soc/qcom/qdsp6/q6prm.h | 11 +++++++++++ 2 files changed, 16 insertions(+) diff --git a/sound/soc/qcom/qdsp6/q6prm-clocks.c b/sound/soc/qcom/qdsp6/q6p= rm-clocks.c index 4c574b48ab0040bc39ae16ec324b41dfc152b408..51b131fa95316cff50342ff60bf= c9e3608939d6c 100644 --- a/sound/soc/qcom/qdsp6/q6prm-clocks.c +++ b/sound/soc/qcom/qdsp6/q6prm-clocks.c @@ -42,6 +42,11 @@ static const struct q6dsp_clk_init q6prm_clks[] =3D { Q6PRM_CLK(LPASS_CLK_ID_INT5_MI2S_IBIT), Q6PRM_CLK(LPASS_CLK_ID_INT6_MI2S_IBIT), Q6PRM_CLK(LPASS_CLK_ID_QUI_MI2S_OSR), + Q6PRM_CLK(LPASS_CLK_ID_MCLK_1), + Q6PRM_CLK(LPASS_CLK_ID_MCLK_2), + Q6PRM_CLK(LPASS_CLK_ID_MCLK_3), + Q6PRM_CLK(LPASS_CLK_ID_MCLK_4), + Q6PRM_CLK(LPASS_CLK_ID_MCLK_5), Q6PRM_CLK(LPASS_CLK_ID_WSA_CORE_MCLK), Q6PRM_CLK(LPASS_CLK_ID_WSA_CORE_NPL_MCLK), Q6PRM_CLK(LPASS_CLK_ID_VA_CORE_MCLK), diff --git a/sound/soc/qcom/qdsp6/q6prm.h b/sound/soc/qcom/qdsp6/q6prm.h index a988a32086fe105e32c4fd713b8e0a3d17b83bca..6917e70bcb8a5f3a6bc0ce3ace2= fbf42725a3133 100644 --- a/sound/soc/qcom/qdsp6/q6prm.h +++ b/sound/soc/qcom/qdsp6/q6prm.h @@ -52,6 +52,17 @@ /* Clock ID for QUINARY MI2S OSR CLK */ #define Q6PRM_LPASS_CLK_ID_QUI_MI2S_OSR 0x116 =20 +/* Clock ID for MCLK1 */ +#define Q6PRM_LPASS_CLK_ID_MCLK_1 0x300 +/* Clock ID for MCLK2 */ +#define Q6PRM_LPASS_CLK_ID_MCLK_2 0x301 +/* Clock ID for MCLK3 */ +#define Q6PRM_LPASS_CLK_ID_MCLK_3 0x302 +/* Clock ID for MCLK4 */ +#define Q6PRM_LPASS_CLK_ID_MCLK_4 0x303 +/* Clock ID for MCLK5 */ +#define Q6PRM_LPASS_CLK_ID_MCLK_5 0x304 + #define Q6PRM_LPASS_CLK_ID_WSA_CORE_MCLK 0x305 #define Q6PRM_LPASS_CLK_ID_WSA_CORE_NPL_MCLK 0x306 =20 --=20 2.34.1