From nobody Mon Feb 9 12:24:48 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9F40A2C0F67 for ; Wed, 8 Oct 2025 04:33:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759898010; cv=none; b=cuPbykDllEgAChdJS9lGtnihYE2aOvLEcte4S72cyB58Iv4nxvA4mpFDYh4l8kwW1Im6qQo4jfszub8OVowvCI7b/4QoOroLy3e4QLqcX4t9VF4IHqk7TkhXEXcSVUvkEnOidGdP+ruTl7g8daFpHfmcGOKa2VAqjye7Ju1HdVY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759898010; c=relaxed/simple; bh=L2K102QCLZ85Pn3uRIa2AseScFSBZXgMu4xt9kw9q6U=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=XwKlnzACHVBzm8uy2FLJAfRbTWoPhglLixyaAGd8dSr4fuP7eDtzF5Hxd7kWqt1aWCCCGuk4DWAvYKby/clKRQABWfAe/eXsMCxGRiK/o3Eoo9lKEdQJhhek0I0YHTGB914VT3WEI4qcJOr0K6qMmRGb/y/SPZSG40AObLp5VLA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=L7H+6IIK; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="L7H+6IIK" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 598043uV006383 for ; Wed, 8 Oct 2025 04:33:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= StpDig073YIANLBCM3+bRQ2H6QvMvU4gceal4MTLwsE=; b=L7H+6IIK0KQ9fDpD IjdgEPWIzxUndAc8cX3oCbx7jhKeYpYZ6KGi1AyuRROxnlS1L6rvx7CzOiw19t54 WEG3xJ3issvxnmvGcNXFBsr3yMp0Hh3IhRIzTXgr1JRZkEfsime3BSxe8+YYOJv2 9IPWdMJ5iyNV+ukAH9/AffE0aIvPWcgkQXidlaABgwlZcj2wgjHCRwmZSr2EC4pV qHLsYqYdC5mgmsz00QP18fk/CpYA+xWTJ1DpQYw5cpYWahWfQ2H+LCLHKbLKJeeC Frm3Xw67WS8xT8Iz+jGL1C5W3DiXX2UZ8UWaYGisthdc1r/P8E2Nhu0kuDT6WHUC lIRhdA== Received: from mail-qt1-f199.google.com (mail-qt1-f199.google.com [209.85.160.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49js9e1gc9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 08 Oct 2025 04:33:28 +0000 (GMT) Received: by mail-qt1-f199.google.com with SMTP id d75a77b69052e-4d905ce4749so145297731cf.0 for ; Tue, 07 Oct 2025 21:33:27 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759898007; x=1760502807; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=StpDig073YIANLBCM3+bRQ2H6QvMvU4gceal4MTLwsE=; b=UqXGzNxM6s/e5x09P4emZTIJcgjt39MN2kl57WG9UprLl8QNOL0NBU3KMLrpuCkhBz 1Tiamlm5JaKgjzOZPNY4GHlrR1zUl+f/lSD9o+rPkvwhjMPNGPTZB5eFCY2/v0e3qVFX AlsrBaXiQeoqt4haoIn99QLeKT30XQ4iLqYHw7e6tHDPfMOPZ5ZEZyeg+fCJMLRR50/r zd1XsBKsffNHs/TzVWsDq6dZYwvYlSndu3OmzDVXqk5aMjIVsbOip+RA1GwSy/W25wjf qRp40NSL5KHTQP7kyxW2WYSik8Zd+zBT4IEDbeUiVD8MtjWamR5iiNtMQgN5gEcS2wKF K8ag== X-Forwarded-Encrypted: i=1; AJvYcCUxD45lsnshkANJrllsQPSB/B9mi6XgPwh9t2G5j+PkfRs1Ku2hAqfJwRyE142aWlPYMo+vlY3KRXtYVfk=@vger.kernel.org X-Gm-Message-State: AOJu0Yw1l0YXoCAMdEkkbEK1FflQBEreyRh7BTtssPwxVQ39cNIJMz4O tj2+em/92jgWfmRiMhC6AHQEZYAV/2AJtt+fGHE9Owc0hd/Twc4n7sPaLMMrlCfTfwD6WdPn0Eu xL+dWg5/jMujDqXpSYbDYZOF0y4p0qSYIiuH2CxujvWXAVMC2Dr3l9HzDczRwpgxL+bs= X-Gm-Gg: ASbGncs5CHqO3ykX/IjKJLTVMwapFB1lIprTqdUvE/gEUhDSSTHVhuX84pMuWqhDMdX MJ4etfs1n8/rPuBMdcrDJtg0iylMuSNw2q0qPCXsyYsMVaREghqA2AfffSHwt5PlZCeocn770P1 8xNZ1bM1is2tdcyogXVoum72Hd0EDbLtS/oXF+EzZCeD6HFhqQJKPYIwL7BoaRsCQ91Nc6GQkfo dyhZhx9TFlRRXtvuyNybduPWEockqNDG2TX5tIYhAINcORE+G8859273cspx9Sq3twy6V72E6vK s/mvPBQwAVsOfQG87+8kaOp0g8q9S219Q3zaUf57ZdvxNQkXZLQd8TBWHXWXN+6K5U9mx39B4iV WYw/O+pzRSr+7z8fLfWrMrDk2qbZSkp4LceJSzuMeIDixYM4oop0OIZIjww== X-Received: by 2002:a05:622a:4:b0:4d9:c572:f9b6 with SMTP id d75a77b69052e-4e6ead57da8mr27515011cf.55.1759898006586; Tue, 07 Oct 2025 21:33:26 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFO08wOw5X9FRWSEmMWAuX+EWQ3IzpVjh0UWBej8OebJAekxjK3vPOn+B7IeLEXVH0R8ZuH3g== X-Received: by 2002:a05:622a:4:b0:4d9:c572:f9b6 with SMTP id d75a77b69052e-4e6ead57da8mr27514791cf.55.1759898006093; Tue, 07 Oct 2025 21:33:26 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-58b0119f461sm6751107e87.107.2025.10.07.21.33.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Oct 2025 21:33:24 -0700 (PDT) From: Dmitry Baryshkov Date: Wed, 08 Oct 2025 07:33:05 +0300 Subject: [PATCH 7/8] media: iris: move common register definitions to the header Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251008-iris-sc7280-v1-7-def050ba5e1f@oss.qualcomm.com> References: <20251008-iris-sc7280-v1-0-def050ba5e1f@oss.qualcomm.com> In-Reply-To: <20251008-iris-sc7280-v1-0-def050ba5e1f@oss.qualcomm.com> To: Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Bryan O'Donoghue , Mauro Carvalho Chehab , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=8221; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=L2K102QCLZ85Pn3uRIa2AseScFSBZXgMu4xt9kw9q6U=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBo5emDR9siJR0tMsh/QNh/0QE258AFidunhuXON PfnIqcjKeWJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaOXpgwAKCRCLPIo+Aiko 1fpAB/9yT5sFHmc+64NxGJ4+XMrjcadn190kRUGwwTn1Nn+aVKBFHX4ddtWuauG6wTWVITwzVMS 2nmEIkwtBRfKrgQrwBrt3NfNcfytj9so6V2cFBoPgIUYwwG/4UjNzCkpBFFA9x+/JC7XooCWP68 1/wlQczwj2Tdmf5rxaJJ8feWovP+Z/LpojT5l7PVs7HJHZXN+IW4THhJvevj4kgOdFWFbNj1EiT C/SU6dZeEfw6qAfis6rDs3kQAhOepGoDqVzDBV9nFC5N/ZfCXpOn18zpl6o4EdM9K6nxwXuhF9D HIl0zdYy7WPTxiJox3s8UCqvgTHtuP0S2rNIv+AkzMmFfF+C X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Authority-Analysis: v=2.4 cv=Hrl72kTS c=1 sm=1 tr=0 ts=68e5e998 cx=c_pps a=WeENfcodrlLV9YRTxbY/uA==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=x6icFKpwvdMA:10 a=EUspDBNiAAAA:8 a=qUPVcWiRufo_Kb4lI7EA:9 a=QEXdDO2ut3YA:10 a=kacYvNCVWA4VmyqE58fU:22 X-Proofpoint-GUID: 3K8bKVHXAN7L-D0WS4fiqCpE1rS5pkOu X-Proofpoint-ORIG-GUID: 3K8bKVHXAN7L-D0WS4fiqCpE1rS5pkOu X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDA0MDAwNCBTYWx0ZWRfX3L+SlWxYDED7 1VD/VXoKQ1SFbM354DmSCImuOLtUqxUviVH32ekAXWs7IH4BjFWvUOBvB3mNlgDVjuzqokS8uBs 9klvDFOmKuBy8e8iw/tnFL12I5A09l63YByR/B/NuSZ4k+056exCT4dIzbbLQOP3t+FGPaxi+27 B6jFuMAiZ4z+1vv9iZfMFYrAcCIQtREaVD7xbou02NHprcxhQLu4YD+oI2OyiQsPrlYE4k+9DIT 6tyonBAyGZyUhol+menLuB3OTVsZxqYw3hyhbC7PQ1OriAymVi0db+cPbmZNNcipDosnN8wTEma HEK1t23hOtiC7V9UsO2TR8cb6p9nx2DQrk5ghBy18LqIH4uXqIh8LvY9m3ilTfnSnIzY4U3cjPX ZMSoTGWz9gKkRt7XOokr+17o5dYCPA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-07_02,2025-10-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 phishscore=0 spamscore=0 adultscore=0 lowpriorityscore=0 bulkscore=0 priorityscore=1501 malwarescore=0 impostorscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2509150000 definitions=main-2510040004 Simplify adding new platforms by moving common registers definitions from VPU 3.x and "common" file to the header with other register defines. Signed-off-by: Dmitry Baryshkov Reviewed-by: Bryan O'Donoghue --- drivers/media/platform/qcom/iris/iris_vpu3x.c | 35 -------------- drivers/media/platform/qcom/iris/iris_vpu_common.c | 43 ----------------- .../platform/qcom/iris/iris_vpu_register_defines.h | 56 ++++++++++++++++++= ++++ 3 files changed, 56 insertions(+), 78 deletions(-) diff --git a/drivers/media/platform/qcom/iris/iris_vpu3x.c b/drivers/media/= platform/qcom/iris/iris_vpu3x.c index 339776a0b4672e246848c3a6a260eb83c7da6a60..78aede9ac497abafc0545647c34= a53c63c595f72 100644 --- a/drivers/media/platform/qcom/iris/iris_vpu3x.c +++ b/drivers/media/platform/qcom/iris/iris_vpu3x.c @@ -11,48 +11,13 @@ #include "iris_vpu_common.h" #include "iris_vpu_register_defines.h" =20 -#define WRAPPER_TZ_BASE_OFFS 0x000C0000 -#define AON_BASE_OFFS 0x000E0000 #define AON_MVP_NOC_RESET 0x0001F000 =20 -#define WRAPPER_DEBUG_BRIDGE_LPI_CONTROL (WRAPPER_BASE_OFFS + 0x54) -#define WRAPPER_DEBUG_BRIDGE_LPI_STATUS (WRAPPER_BASE_OFFS + 0x58) -#define WRAPPER_IRIS_CPU_NOC_LPI_CONTROL (WRAPPER_BASE_OFFS + 0x5C) -#define REQ_POWER_DOWN_PREP BIT(0) -#define WRAPPER_IRIS_CPU_NOC_LPI_STATUS (WRAPPER_BASE_OFFS + 0x60) -#define NOC_LPI_STATUS_DONE BIT(0) /* Indicates the NOC handshake is com= plete */ -#define NOC_LPI_STATUS_DENY BIT(1) /* Indicates the NOC handshake is den= ied */ -#define NOC_LPI_STATUS_ACTIVE BIT(2) /* Indicates the NOC is active */ -#define WRAPPER_CORE_CLOCK_CONFIG (WRAPPER_BASE_OFFS + 0x88) -#define CORE_CLK_RUN 0x0 -/* VPU v3.5 */ -#define WRAPPER_IRIS_VCODEC_VPU_WRAPPER_SPARE_0 (WRAPPER_BASE_OFFS + 0x78) - -#define WRAPPER_TZ_CTL_AXI_CLOCK_CONFIG (WRAPPER_TZ_BASE_OFFS + 0x14) -#define CTL_AXI_CLK_HALT BIT(0) -#define CTL_CLK_HALT BIT(1) - -#define WRAPPER_TZ_QNS4PDXFIFO_RESET (WRAPPER_TZ_BASE_OFFS + 0x18) -#define RESET_HIGH BIT(0) - -#define CPU_CS_AHB_BRIDGE_SYNC_RESET (CPU_CS_BASE_OFFS + 0x160) -#define CORE_BRIDGE_SW_RESET BIT(0) -#define CORE_BRIDGE_HW_RESET_DISABLE BIT(1) - -#define CPU_CS_X2RPMH (CPU_CS_BASE_OFFS + 0x168) -#define MSK_SIGNAL_FROM_TENSILICA BIT(0) -#define MSK_CORE_POWER_ON BIT(1) - #define AON_WRAPPER_MVP_NOC_RESET_REQ (AON_MVP_NOC_RESET + 0x000) #define VIDEO_NOC_RESET_REQ (BIT(0) | BIT(1)) =20 #define AON_WRAPPER_MVP_NOC_RESET_ACK (AON_MVP_NOC_RESET + 0x004) =20 -#define VCODEC_SS_IDLE_STATUSN (VCODEC_BASE_OFFS + 0x70) - -#define AON_WRAPPER_MVP_NOC_LPI_CONTROL (AON_BASE_OFFS) -#define AON_WRAPPER_MVP_NOC_LPI_STATUS (AON_BASE_OFFS + 0x4) - #define AON_WRAPPER_MVP_NOC_CORE_SW_RESET (AON_BASE_OFFS + 0x18) #define SW_RESET BIT(0) #define AON_WRAPPER_MVP_NOC_CORE_CLK_CONTROL (AON_BASE_OFFS + 0x20) diff --git a/drivers/media/platform/qcom/iris/iris_vpu_common.c b/drivers/m= edia/platform/qcom/iris/iris_vpu_common.c index bb98950e018fadf69ac4f41b3037f7fd6ac33c5b..2d6548e47d47967c1c110489cb8= 088130fb625fd 100644 --- a/drivers/media/platform/qcom/iris/iris_vpu_common.c +++ b/drivers/media/platform/qcom/iris/iris_vpu_common.c @@ -11,13 +11,6 @@ #include "iris_vpu_common.h" #include "iris_vpu_register_defines.h" =20 -#define WRAPPER_TZ_BASE_OFFS 0x000C0000 -#define AON_BASE_OFFS 0x000E0000 - -#define CPU_IC_BASE_OFFS (CPU_BASE_OFFS) - -#define CPU_CS_A2HSOFTINTCLR (CPU_CS_BASE_OFFS + 0x1C) -#define CLEAR_XTENSA2HOST_INTR BIT(0) =20 #define CTRL_INIT (CPU_CS_BASE_OFFS + 0x48) #define CTRL_STATUS (CPU_CS_BASE_OFFS + 0x4C) @@ -35,42 +28,6 @@ #define UC_REGION_ADDR (CPU_CS_BASE_OFFS + 0x64) #define UC_REGION_SIZE (CPU_CS_BASE_OFFS + 0x68) =20 -#define CPU_CS_H2XSOFTINTEN (CPU_CS_BASE_OFFS + 0x148) -#define HOST2XTENSA_INTR_ENABLE BIT(0) - -#define CPU_CS_X2RPMH (CPU_CS_BASE_OFFS + 0x168) -#define MSK_SIGNAL_FROM_TENSILICA BIT(0) -#define MSK_CORE_POWER_ON BIT(1) - -#define CPU_IC_SOFTINT (CPU_IC_BASE_OFFS + 0x150) -#define CPU_IC_SOFTINT_H2A_SHFT 0x0 - -#define WRAPPER_INTR_STATUS (WRAPPER_BASE_OFFS + 0x0C) -#define WRAPPER_INTR_STATUS_A2HWD_BMSK BIT(3) -#define WRAPPER_INTR_STATUS_A2H_BMSK BIT(2) - -#define WRAPPER_INTR_MASK (WRAPPER_BASE_OFFS + 0x10) -#define WRAPPER_INTR_MASK_A2HWD_BMSK BIT(3) -#define WRAPPER_INTR_MASK_A2HCPU_BMSK BIT(2) - -#define WRAPPER_DEBUG_BRIDGE_LPI_CONTROL (WRAPPER_BASE_OFFS + 0x54) -#define WRAPPER_DEBUG_BRIDGE_LPI_STATUS (WRAPPER_BASE_OFFS + 0x58) -#define WRAPPER_IRIS_CPU_NOC_LPI_CONTROL (WRAPPER_BASE_OFFS + 0x5C) -#define WRAPPER_IRIS_CPU_NOC_LPI_STATUS (WRAPPER_BASE_OFFS + 0x60) - -#define WRAPPER_TZ_CPU_STATUS (WRAPPER_TZ_BASE_OFFS + 0x10) -#define WRAPPER_TZ_CTL_AXI_CLOCK_CONFIG (WRAPPER_TZ_BASE_OFFS + 0x14) -#define CTL_AXI_CLK_HALT BIT(0) -#define CTL_CLK_HALT BIT(1) - -#define WRAPPER_TZ_QNS4PDXFIFO_RESET (WRAPPER_TZ_BASE_OFFS + 0x18) -#define RESET_HIGH BIT(0) - -#define AON_WRAPPER_MVP_NOC_LPI_CONTROL (AON_BASE_OFFS) -#define REQ_POWER_DOWN_PREP BIT(0) - -#define AON_WRAPPER_MVP_NOC_LPI_STATUS (AON_BASE_OFFS + 0x4) - static void iris_vpu_interrupt_init(struct iris_core *core) { u32 mask_val; diff --git a/drivers/media/platform/qcom/iris/iris_vpu_register_defines.h b= /drivers/media/platform/qcom/iris/iris_vpu_register_defines.h index fe8a39e5e5a3fc68dc3a706ffdba07a5558163cf..9955367a9f8179d2e364c41dcfe= 8ad445a0a13f4 100644 --- a/drivers/media/platform/qcom/iris/iris_vpu_register_defines.h +++ b/drivers/media/platform/qcom/iris/iris_vpu_register_defines.h @@ -9,9 +9,65 @@ #define VCODEC_BASE_OFFS 0x00000000 #define CPU_BASE_OFFS 0x000A0000 #define WRAPPER_BASE_OFFS 0x000B0000 +#define WRAPPER_TZ_BASE_OFFS 0x000C0000 +#define AON_BASE_OFFS 0x000E0000 + +#define VCODEC_SS_IDLE_STATUSN (VCODEC_BASE_OFFS + 0x70) =20 #define CPU_CS_BASE_OFFS (CPU_BASE_OFFS) =20 +#define CPU_CS_A2HSOFTINTCLR (CPU_CS_BASE_OFFS + 0x1C) +#define CLEAR_XTENSA2HOST_INTR BIT(0) + +#define CPU_CS_H2XSOFTINTEN (CPU_CS_BASE_OFFS + 0x148) +#define HOST2XTENSA_INTR_ENABLE BIT(0) + +#define CPU_IC_BASE_OFFS (CPU_BASE_OFFS) +#define CPU_IC_SOFTINT (CPU_IC_BASE_OFFS + 0x150) +#define CPU_IC_SOFTINT_H2A_SHFT 0x0 + +#define CPU_CS_AHB_BRIDGE_SYNC_RESET (CPU_CS_BASE_OFFS + 0x160) +#define CORE_BRIDGE_SW_RESET BIT(0) +#define CORE_BRIDGE_HW_RESET_DISABLE BIT(1) + +#define CPU_CS_X2RPMH (CPU_CS_BASE_OFFS + 0x168) +#define MSK_SIGNAL_FROM_TENSILICA BIT(0) +#define MSK_CORE_POWER_ON BIT(1) + +#define WRAPPER_INTR_STATUS (WRAPPER_BASE_OFFS + 0x0C) +#define WRAPPER_INTR_STATUS_A2HWD_BMSK BIT(3) +#define WRAPPER_INTR_STATUS_A2H_BMSK BIT(2) + +#define WRAPPER_INTR_MASK (WRAPPER_BASE_OFFS + 0x10) +#define WRAPPER_INTR_MASK_A2HWD_BMSK BIT(3) +#define WRAPPER_INTR_MASK_A2HCPU_BMSK BIT(2) + #define WRAPPER_CORE_POWER_STATUS (WRAPPER_BASE_OFFS + 0x80) +#define WRAPPER_DEBUG_BRIDGE_LPI_CONTROL (WRAPPER_BASE_OFFS + 0x54) +#define WRAPPER_DEBUG_BRIDGE_LPI_STATUS (WRAPPER_BASE_OFFS + 0x58) +#define WRAPPER_IRIS_CPU_NOC_LPI_CONTROL (WRAPPER_BASE_OFFS + 0x5C) +#define REQ_POWER_DOWN_PREP BIT(0) + +#define WRAPPER_IRIS_CPU_NOC_LPI_STATUS (WRAPPER_BASE_OFFS + 0x60) +#define NOC_LPI_STATUS_DONE BIT(0) /* Indicates the NOC handshake is com= plete */ +#define NOC_LPI_STATUS_DENY BIT(1) /* Indicates the NOC handshake is den= ied */ +#define NOC_LPI_STATUS_ACTIVE BIT(2) /* Indicates the NOC is active */ + +#define WRAPPER_IRIS_VCODEC_VPU_WRAPPER_SPARE_0 (WRAPPER_BASE_OFFS + 0x78) + +#define WRAPPER_CORE_CLOCK_CONFIG (WRAPPER_BASE_OFFS + 0x88) +#define CORE_CLK_RUN 0x0 + +#define WRAPPER_TZ_CPU_STATUS (WRAPPER_TZ_BASE_OFFS + 0x10) + +#define WRAPPER_TZ_CTL_AXI_CLOCK_CONFIG (WRAPPER_TZ_BASE_OFFS + 0x14) +#define CTL_AXI_CLK_HALT BIT(0) +#define CTL_CLK_HALT BIT(1) + +#define WRAPPER_TZ_QNS4PDXFIFO_RESET (WRAPPER_TZ_BASE_OFFS + 0x18) +#define RESET_HIGH BIT(0) + +#define AON_WRAPPER_MVP_NOC_LPI_CONTROL (AON_BASE_OFFS) +#define AON_WRAPPER_MVP_NOC_LPI_STATUS (AON_BASE_OFFS + 0x4) =20 #endif --=20 2.47.3