From nobody Thu Dec 18 01:38:44 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DC3B2192EA for ; Mon, 6 Oct 2025 22:20:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759789221; cv=none; b=dPukqILkbhW+wTcar6uLhicR7fiFeGIsNXcifK2j2p0kmqLaMeYIbS/O3hpPc1XdihUt14LirUBFew00gADoRoGpnJqMXXbiJeY+Nq7qXZ1zdFDa/rUBx674MVbrysndVVjOzm6aMCXkOFLfXrlGRRd3FRvE7+eRQl3GuxwRAb8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759789221; c=relaxed/simple; bh=WxMZUmj2ngQ9rFSa9ukyQ401PTJp2ZPXFCY+DQ463ZU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Nn2xR69qa6P2E+Nu2pWLK/BwLDjhTwW/2VdKoAQHW0N1xUWAh/M0tY+4XhBWY77xB9B1+yUGy6vlBIlHpS9l4/ZHpDEA7A3zFn/IY2iNzr6ZHUa4dnUf/ZyGWUrqs1PzfVfX/28PMKOYA+C3dXIuBcguW2dWO8Wlplfq/T75++c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ejUhYw2j; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ejUhYw2j" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 596Fdx0k019977 for ; Mon, 6 Oct 2025 22:20:16 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=VBqRZ4jqbmE I9VbvT9u9nUsnAWuxILBOxsAEN8Vqeng=; b=ejUhYw2jkGQjRa6CMvLfiUsb+t9 RdeWg8rsdgMDWIgksW3zT9dI0QTznEsCFDWKRYCB3hN+vurfQ0qWNugigbQ3YrV7 IYhy9dlrI2NlO3yNgW6mhCB81fNxQcbbjaEgtMHD+cXdFQPdQUVjCnJo11Bzc8t4 SyXnvRKFB2IBC2ojOqgkr+IUOgqEtfkk3cr0NpBKi3dnAq1/Wl2x1z7ZdXLUpHv5 xAy4HWssX7C3YVLlBAT3WulPqFfX0rlyV+xHQi5f+4zw/xPRb0KwhDSu07KgMp0A xDJfKZBm/qjmS4GrWUpn9aUSYJr0ix18SlREkH3n0ZLMlKQMCYCIhLGQ7GQ== Received: from mail-pf1-f200.google.com (mail-pf1-f200.google.com [209.85.210.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 49jut1n9ye-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 06 Oct 2025 22:20:16 +0000 (GMT) Received: by mail-pf1-f200.google.com with SMTP id d2e1a72fcca58-78106e63bc9so5264760b3a.0 for ; Mon, 06 Oct 2025 15:20:16 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759789215; x=1760394015; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VBqRZ4jqbmEI9VbvT9u9nUsnAWuxILBOxsAEN8Vqeng=; b=vOnO0l3CtsIPh6IHa3Hv6Q1/FOs0b3XoKW37R7lXFlrcN3AGZdUnY0iNuQKC5wHplc RDxXlDPMZgu1ISxAubyeJWpblzW58wkrwJ748gpD3e676p2Zb/eK5BG0WN81UQMjwn2r nbc/gfKsVD9id5+3LFssYzwPSGQEJdxIW29Chz+fcYs49M2xTojSUzAvTMI9dO+wJAKB lKGkqdaFt0FdoMCOhae/AddigQA3NwefQ/Lirt4AKGmMbjzwKuOmWv8nhsdwl8D6fY6+ 3b808a1XPuwF0cyIR4v3RwIAqUHWsirK/CN2WvY/yOEN460uHvyzrunc0pLbZqLa6NKo VtpA== X-Forwarded-Encrypted: i=1; AJvYcCWfyWXDn6rWCduN0Igif1qajSNmYd+eTwMerPrUFge26sSLVZ1i0vqPQ/qWT0dw9ZG3TMng8pz5MyLJmyA=@vger.kernel.org X-Gm-Message-State: AOJu0Yyfc2ZJy6DqHxFvklbvpe6g+cyj6pKSSuK0u1lT2lWcV+IhsEeE vGg07Eh0mZ+UP967JxWwgwtunIwD8icQhu/in6LrkOjfyaRRqMOyPhzpzSb3pJpRiLZrFKEvT2m 9lcK77GxvsXAL5UtipbXDyhliRUbxb77ZON8VuPbPVpva+h5iSrwjr3BoIVrcNqf/cufyAis8y4 8= X-Gm-Gg: ASbGncvPxkOcfcPHLNNL/IlUB1fPgrJ2tkgxY80X1JGUq6Ve8urVtz3iApv+9zvMID2 5JWYbypjnXV5ExYR6CvgrWQ5FR3juZ/Eychm88vSAcY1CxzF7y0ilwqcASsoG37l9WvvcYv1j5u HIO6Hym+078TungnuXsTGl/fGgRK6d5NgcLadRQyy/0VCxuDvXH0znwEqzGtuToIkjxUinCVmPF n2OFRkPamNy5SM25kNDDllrzBgj9sNHiTUA6UaLLQOn+0J4DSsbp3BdC7fv1RVQqYyRsRVpjccS fE3W85vrStewPRXGOJ1pTX++a/rxqzv3QKXgOz1VrfpFGyUeURw6KN0jLGkPTvT0uf5xXxqbsZo A2PwvMPvpQ+GUuCtaTJ5FFA== X-Received: by 2002:a05:6a20:729c:b0:24a:8315:7f3 with SMTP id adf61e73a8af0-32b621218e1mr19361707637.58.1759789215374; Mon, 06 Oct 2025 15:20:15 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFH4a7EABcg2a7IWnssCiJAeqzpFPBf9TuWhMNYnEW9Uu6J6GiTjnStDseEEgjzPQG4wYGRmQ== X-Received: by 2002:a05:6a20:729c:b0:24a:8315:7f3 with SMTP id adf61e73a8af0-32b621218e1mr19361671637.58.1759789214904; Mon, 06 Oct 2025 15:20:14 -0700 (PDT) Received: from hu-wcheng-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-78b01fb281bsm13734968b3a.37.2025.10.06.15.20.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Oct 2025 15:20:14 -0700 (PDT) From: Wesley Cheng To: krzk+dt@kernel.org, conor+dt@kernel.org, konrad.dybcio@oss.qualcomm.com, dmitry.baryshkov@oss.qualcomm.com, kishon@kernel.org, vkoul@kernel.org, gregkh@linuxfoundation.org, robh@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Wesley Cheng , Elson Roy Serrao Subject: [PATCH v5 06/10] phy: qualcomm: Update the QMP clamp register for V6 Date: Mon, 6 Oct 2025 15:19:58 -0700 Message-Id: <20251006222002.2182777-7-wesley.cheng@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20251006222002.2182777-1-wesley.cheng@oss.qualcomm.com> References: <20251006222002.2182777-1-wesley.cheng@oss.qualcomm.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Proofpoint-GUID: M3I6UrRbfJyC08MfpFmFkAPC-h-odgtr X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMDA0MDAyNyBTYWx0ZWRfX7bMhg1LGvaEu Dbc+eMY57t/AdxxmAEFcdiKmHoDu6W/KUq0b3NlNHvNPP50C/uo01QvGGuoOStLrbjz6cVk+2ZZ GAVh5+kLeB/+JCD+zt8wLOchQd8XDZTkalynfo29VwCqifIL3z1AWckmikRKfb7cfW7McIPHU9e WICcN01hUAaVIEUkt1Ei9uoRNZRBOEX/KO8InN4hhEbvBpA/OvpkstUvbSES3mSklmAL2oDGC6a h1VEOX437Oe0Jsc+E8e91DJ+eAgJwNkzeY5bEE5E4bRsqrp/LfwJefZZsaKzrpf3gEpFBA+U0kP /s6vvY0ujQAuFm+x/viwNjopjZvEV4WvNiww0kBHegCuSdzzi1NHXn/p2A6eJ/ZSVsRBoWIH9b8 9gx1UplyyVSrqZiWLFg+5+4VlZI6Ig== X-Authority-Analysis: v=2.4 cv=Vqcuwu2n c=1 sm=1 tr=0 ts=68e440a0 cx=c_pps a=mDZGXZTwRPZaeRUbqKGCBw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=x6icFKpwvdMA:10 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=6zIwrvuT6hO6z1e-hKYA:9 a=zc0IvFSfCIW2DFIPzwfm:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: M3I6UrRbfJyC08MfpFmFkAPC-h-odgtr X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1117,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-10-06_06,2025-10-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 adultscore=0 malwarescore=0 spamscore=0 priorityscore=1501 suspectscore=0 bulkscore=0 clxscore=1015 impostorscore=0 phishscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2509150000 definitions=main-2510040027 Content-Type: text/plain; charset="utf-8" QMP combo phy V6 and above use the clamp register from the PCS always on (AON) address space. Update the driver accordingly. Reviewed-by: Dmitry Baryshkov Signed-off-by: Elson Roy Serrao Signed-off-by: Wesley Cheng --- drivers/phy/qualcomm/phy-qcom-qmp-combo.c | 38 ++++++++++++++++--- .../phy/qualcomm/phy-qcom-qmp-pcs-aon-v6.h | 12 ++++++ .../phy/qualcomm/phy-qcom-qmp-pcs-misc-v5.h | 12 ++++++ 3 files changed, 57 insertions(+), 5 deletions(-) create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v6.h create mode 100644 drivers/phy/qualcomm/phy-qcom-qmp-pcs-misc-v5.h diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c b/drivers/phy/qualco= mm/phy-qcom-qmp-combo.c index 7b5af30f1d02..1caa1fb6a8c7 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp-combo.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp-combo.c @@ -29,7 +29,10 @@ #include "phy-qcom-qmp-common.h" =20 #include "phy-qcom-qmp.h" +#include "phy-qcom-qmp-pcs-aon-v6.h" #include "phy-qcom-qmp-pcs-misc-v3.h" +#include "phy-qcom-qmp-pcs-misc-v4.h" +#include "phy-qcom-qmp-pcs-misc-v5.h" #include "phy-qcom-qmp-pcs-usb-v4.h" #include "phy-qcom-qmp-pcs-usb-v5.h" #include "phy-qcom-qmp-pcs-usb-v6.h" @@ -78,6 +81,7 @@ enum qphy_reg_layout { QPHY_PCS_AUTONOMOUS_MODE_CTRL, QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR, QPHY_PCS_POWER_DOWN_CONTROL, + QPHY_PCS_CLAMP_ENABLE, =20 QPHY_COM_RESETSM_CNTRL, QPHY_COM_C_READY_STATUS, @@ -105,6 +109,8 @@ static const unsigned int qmp_v3_usb3phy_regs_layout[QP= HY_LAYOUT_SIZE] =3D { [QPHY_PCS_AUTONOMOUS_MODE_CTRL] =3D QPHY_V3_PCS_AUTONOMOUS_MODE_CTRL, [QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] =3D QPHY_V3_PCS_LFPS_RXTERM_IRQ_CLEAR, =20 + [QPHY_PCS_CLAMP_ENABLE] =3D QPHY_V3_PCS_MISC_CLAMP_ENABLE, + [QPHY_COM_RESETSM_CNTRL] =3D QSERDES_V3_COM_RESETSM_CNTRL, [QPHY_COM_C_READY_STATUS] =3D QSERDES_V3_COM_C_READY_STATUS, [QPHY_COM_CMN_STATUS] =3D QSERDES_V3_COM_CMN_STATUS, @@ -130,6 +136,8 @@ static const unsigned int qmp_v45_usb3phy_regs_layout[Q= PHY_LAYOUT_SIZE] =3D { [QPHY_PCS_AUTONOMOUS_MODE_CTRL] =3D QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_CTRL, [QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] =3D QPHY_V4_PCS_USB3_LFPS_RXTERM_IRQ_CLE= AR, =20 + [QPHY_PCS_CLAMP_ENABLE] =3D QPHY_V4_PCS_MISC_CLAMP_ENABLE, + [QPHY_COM_RESETSM_CNTRL] =3D QSERDES_V4_COM_RESETSM_CNTRL, [QPHY_COM_C_READY_STATUS] =3D QSERDES_V4_COM_C_READY_STATUS, [QPHY_COM_CMN_STATUS] =3D QSERDES_V4_COM_CMN_STATUS, @@ -155,6 +163,8 @@ static const unsigned int qmp_v5_5nm_usb3phy_regs_layou= t[QPHY_LAYOUT_SIZE] =3D { [QPHY_PCS_AUTONOMOUS_MODE_CTRL] =3D QPHY_V5_PCS_USB3_AUTONOMOUS_MODE_CTRL, [QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] =3D QPHY_V5_PCS_USB3_LFPS_RXTERM_IRQ_CLE= AR, =20 + [QPHY_PCS_CLAMP_ENABLE] =3D QPHY_V5_PCS_MISC_CLAMP_ENABLE, + [QPHY_COM_RESETSM_CNTRL] =3D QSERDES_V5_COM_RESETSM_CNTRL, [QPHY_COM_C_READY_STATUS] =3D QSERDES_V5_COM_C_READY_STATUS, [QPHY_COM_CMN_STATUS] =3D QSERDES_V5_COM_CMN_STATUS, @@ -180,6 +190,8 @@ static const unsigned int qmp_v6_usb3phy_regs_layout[QP= HY_LAYOUT_SIZE] =3D { [QPHY_PCS_AUTONOMOUS_MODE_CTRL] =3D QPHY_V6_PCS_USB3_AUTONOMOUS_MODE_CTRL, [QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] =3D QPHY_V6_PCS_USB3_LFPS_RXTERM_IRQ_CLE= AR, =20 + [QPHY_PCS_CLAMP_ENABLE] =3D QPHY_V6_PCS_AON_CLAMP_ENABLE, + [QPHY_COM_RESETSM_CNTRL] =3D QSERDES_V6_COM_RESETSM_CNTRL, [QPHY_COM_C_READY_STATUS] =3D QSERDES_V6_COM_C_READY_STATUS, [QPHY_COM_CMN_STATUS] =3D QSERDES_V6_COM_CMN_STATUS, @@ -205,6 +217,8 @@ static const unsigned int qmp_v6_n4_usb3phy_regs_layout= [QPHY_LAYOUT_SIZE] =3D { [QPHY_PCS_AUTONOMOUS_MODE_CTRL] =3D QPHY_V6_PCS_USB3_AUTONOMOUS_MODE_CTRL, [QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] =3D QPHY_V6_PCS_USB3_LFPS_RXTERM_IRQ_CLE= AR, =20 + [QPHY_PCS_CLAMP_ENABLE] =3D QPHY_V6_PCS_AON_CLAMP_ENABLE, + [QPHY_COM_RESETSM_CNTRL] =3D QSERDES_V6_COM_RESETSM_CNTRL, [QPHY_COM_C_READY_STATUS] =3D QSERDES_V6_COM_C_READY_STATUS, [QPHY_COM_CMN_STATUS] =3D QSERDES_V6_COM_CMN_STATUS, @@ -1755,6 +1769,7 @@ struct qmp_combo_offsets { u16 usb3_serdes; u16 usb3_pcs_misc; u16 usb3_pcs; + u16 usb3_pcs_aon; u16 usb3_pcs_usb; u16 dp_serdes; u16 dp_txa; @@ -1836,6 +1851,7 @@ struct qmp_combo { void __iomem *tx2; void __iomem *rx2; void __iomem *pcs_misc; + void __iomem *pcs_aon; void __iomem *pcs_usb; =20 void __iomem *dp_serdes; @@ -1960,6 +1976,7 @@ static const struct qmp_combo_offsets qmp_combo_offse= ts_v8 =3D { .usb3_serdes =3D 0x1000, .usb3_pcs_misc =3D 0x1c00, .usb3_pcs =3D 0x1e00, + .usb3_pcs_aon =3D 0x2000, .usb3_pcs_usb =3D 0x2100, .dp_serdes =3D 0x3000, .dp_txa =3D 0x3400, @@ -3345,6 +3362,7 @@ static void qmp_combo_enable_autonomous_mode(struct q= mp_combo *qmp) const struct qmp_phy_cfg *cfg =3D qmp->cfg; void __iomem *pcs_usb =3D qmp->pcs_usb ?: qmp->pcs; void __iomem *pcs_misc =3D qmp->pcs_misc; + void __iomem *pcs_aon =3D qmp->pcs_aon; u32 intr_mask; =20 if (qmp->phy_mode =3D=3D PHY_MODE_USB_HOST_SS || @@ -3364,9 +3382,14 @@ static void qmp_combo_enable_autonomous_mode(struct = qmp_combo *qmp) /* Enable required PHY autonomous mode interrupts */ qphy_setbits(pcs_usb, cfg->regs[QPHY_PCS_AUTONOMOUS_MODE_CTRL], intr_mask= ); =20 - /* Enable i/o clamp_n for autonomous mode */ - if (pcs_misc) - qphy_clrbits(pcs_misc, QPHY_V3_PCS_MISC_CLAMP_ENABLE, CLAMP_EN); + /* + * Enable i/o clamp_n for autonomous mode + * V6 and later versions use pcs aon clamp register + */ + if (pcs_aon) + qphy_clrbits(pcs_aon, cfg->regs[QPHY_PCS_CLAMP_ENABLE], CLAMP_EN); + else if (pcs_misc) + qphy_clrbits(pcs_misc, cfg->regs[QPHY_PCS_CLAMP_ENABLE], CLAMP_EN); } =20 static void qmp_combo_disable_autonomous_mode(struct qmp_combo *qmp) @@ -3374,10 +3397,13 @@ static void qmp_combo_disable_autonomous_mode(struc= t qmp_combo *qmp) const struct qmp_phy_cfg *cfg =3D qmp->cfg; void __iomem *pcs_usb =3D qmp->pcs_usb ?: qmp->pcs; void __iomem *pcs_misc =3D qmp->pcs_misc; + void __iomem *pcs_aon =3D qmp->pcs_aon; =20 /* Disable i/o clamp_n on resume for normal mode */ - if (pcs_misc) - qphy_setbits(pcs_misc, QPHY_V3_PCS_MISC_CLAMP_ENABLE, CLAMP_EN); + if (pcs_aon) + qphy_setbits(pcs_aon, cfg->regs[QPHY_PCS_CLAMP_ENABLE], CLAMP_EN); + else if (pcs_misc) + qphy_setbits(pcs_misc, cfg->regs[QPHY_PCS_CLAMP_ENABLE], CLAMP_EN); =20 qphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_AUTONOMOUS_MODE_CTRL], ARCVR_DTCT_EN | ARCVR_DTCT_EVENT_SEL | ALFPS_DTCT_EN); @@ -4075,6 +4101,8 @@ static int qmp_combo_parse_dt(struct qmp_combo *qmp) qmp->serdes =3D base + offs->usb3_serdes; qmp->pcs_misc =3D base + offs->usb3_pcs_misc; qmp->pcs =3D base + offs->usb3_pcs; + if (offs->usb3_pcs_aon) + qmp->pcs_aon =3D base + offs->usb3_pcs_aon; qmp->pcs_usb =3D base + offs->usb3_pcs_usb; =20 qmp->dp_serdes =3D base + offs->dp_serdes; diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v6.h b/drivers/phy/q= ualcomm/phy-qcom-qmp-pcs-aon-v6.h new file mode 100644 index 000000000000..52db31a7cf22 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-aon-v6.h @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2025, Qualcomm Innovation Center, Inc. All rights reserve= d. + */ + +#ifndef QCOM_PHY_QMP_PCS_AON_V6_H_ +#define QCOM_PHY_QMP_PCS_AON_V6_H_ + +/* Only for QMP V6 PHY - PCS_AON registers */ +#define QPHY_V6_PCS_AON_CLAMP_ENABLE 0x00 + +#endif diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcs-misc-v5.h b/drivers/phy/= qualcomm/phy-qcom-qmp-pcs-misc-v5.h new file mode 100644 index 000000000000..77d04c6a1644 --- /dev/null +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcs-misc-v5.h @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +#ifndef QCOM_PHY_QMP_PCS_MISC_V5_H_ +#define QCOM_PHY_QMP_PCS_MISC_V5_H_ + +/* Only for QMP V5 PHY - PCS_MISC registers */ +#define QPHY_V5_PCS_MISC_CLAMP_ENABLE 0x0c + +#endif