From nobody Fri Oct 3 08:53:15 2025 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 318E0258EFF for ; Thu, 2 Oct 2025 16:17:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759421869; cv=none; b=Ls/Y+HMlPIe/O0fpD9hbweycv+t0cUpUkJjr6C1+e1hiSl6oRqzRpu4OmxijPIvcfMUCqa4ORyaeoWp1kJbLElbrISLUM6n4ST0r/3EhnxQK100qwbujcYlAMnlFdMLIlyS0c/0RyvFChG6Lo+C3QcYBHTe+pTMdaZT3mzMcYCI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759421869; c=relaxed/simple; bh=pthcIo15dRUmIa+oyZv5WitDBQRDjvaf+qQXyfCEx0U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NFTG7/yY4oueqVyPvyXCfWBydfdy76iy/Q1QCIEht5gZGfgyRKLPiir2AWYrnQrhmrk7KtVD6EOgYBl0LYmkp4wfMpSr9KxrXSt7Aq0MbvDvDfZVT/Ggqxn8sGdEJVkTi1kw8WmCpcsQS4kabF++V3uvxIu8WZB5aKm5SnyrGcs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gcu9E3PN; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gcu9E3PN" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-46e3af7889fso7639165e9.2 for ; Thu, 02 Oct 2025 09:17:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1759421865; x=1760026665; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qkKeX7BPbEgVgo3v//BIRhkq1mPTtijFKLxIxEvgWwE=; b=gcu9E3PNR9JcunhO4Wsd6UHH18bJsPZSPjuq33g/n1bVjSIjxRL+FtHBubjehnxsx9 di+AvvUXFnP7vcSN6/bbmeevUAUAfBt7rOlOqt8HArEfKvhL4tu9i/dsIYJPy4JrQ5Cm YctIqLgts9t6w5gZAMG+c8eQTLi8Eq5gfrHB5+lObYHNwAxNCLxcPsrUKLQRi20Nt86+ prLqI07LjQr2Wq+Kc6NsRiQRCAmJF/dD+RzUuxtHiOH2xK/RS4PPuQYNP/WPqKbaBriH nl68L6UeJBr7FgOmHYzb5cgPOzBRvVIPQTFbfR8im2ACoFog6kEaBM+i6rvu/lghhOUj 14hQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759421865; x=1760026665; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qkKeX7BPbEgVgo3v//BIRhkq1mPTtijFKLxIxEvgWwE=; b=kdrpO1CVHqFKtUH4/B/m/egNO8Vp/glCZsqNvVnUeCb8EbmYoipmwWLH9iFHNycsjB KcDZntZT6dz0dQSDLTMBOPqmJRTHDbD68Y/zUXbZU14oVH/86dpqveBpbpf0Cd8N/w+Z K5uyqLrE9368jS2M7snsD/E06Lqg35A7JYYrpR/DMmmXzI7o7ymXSWMAYmNnZkHN6qHl N5v0exz5qHjeYE0UUc9EO673rTMO1BDRozRVS7FV7Rc8bHmw9wP9y6iVJsDFupL+bBz6 1pxc/ktb2RogKGpxCaVlE58REvHB3K1hOvACQrOB9VH0UBfv1Oz0b0JPstIVPs0chnp7 +xrQ== X-Forwarded-Encrypted: i=1; AJvYcCXLgGPF5epL6X/e1NzFrXGGVWpQnrgPtQxrmY9cSUuhCqoa4636xPJxdG+y6+FjQBqTXt8iNeTK8LbGBNQ=@vger.kernel.org X-Gm-Message-State: AOJu0YztEjolDgZjIT+M4F/0aM8E4zb8aNuIZksqG/O9UAbWnbHaglHa /uHiQN/SdKlscE4VXWAYG0w5FqyhXxpqlnP9ukk4htEPDOG7xBd6Fxl6 X-Gm-Gg: ASbGncsP8KV2AvUQ8R682DsC8JHbI64PwE8Z3Cl1hWDn7iwZy14d3jzgFl3RBBOP28c VRoq1e2ScInwraAkB7aglSVGeWIw0eAcY/MnS7K/CBwsK5fgoQWdrVx6IF2RsJ9/X5uqd3zFEpf 79QPc8THlsn692vFTdwRXOtvTWSyRTeWojdCefF4AHNnKRRXGEPniOKJ+e1fdPYS83zuSan/5p/ jKBhd9XB0WxAsWci/1ERmDna3FaZj7EYvErQtlVMYUFHsbrPXVhKAp36VxUpnrkmch7vdqvsQYr 9TRx+FS+dWxEb+ngefxFXEJDr9F3+VT2l42irGsZR8WX+ApB5F1c7VN43FYSOsXUQcOheCY1ZnT iWgTHaOSAyVJptIaRPReTNRIEvQ6hTMKs5sHLgf8iCXdYFKULwM+7URzrYVOH9O0W0Me/HU6Wmi wi2LH+ X-Google-Smtp-Source: AGHT+IG9wQU4xTz5WLdywFAKe5aNgVUBks9GyCfH4cC+cyVcmN1z4YfpcRspIszTZlJBpEymTZ2zzg== X-Received: by 2002:a05:600c:8714:b0:45d:f81d:eae7 with SMTP id 5b1f17b1804b1-46e6f7ff18amr11697255e9.28.1759421865283; Thu, 02 Oct 2025 09:17:45 -0700 (PDT) Received: from iku.example.org ([2a06:5906:61b:2d00:607d:d8e6:591c:c858]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46e5b5e4922sm58605515e9.1.2025.10.02.09.17.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Oct 2025 09:17:44 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Jonas Karlman , Jernej Skrabec , Maarten Lankhorst , Maxime Ripard , Tomi Valkeinen , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Biju Das , Magnus Damm Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, Prabhakar , Fabrizio Castro , Tommaso Merciai , Lad Prabhakar , Krzysztof Kozlowski Subject: [PATCH v9 4/6] dt-bindings: display: bridge: renesas,dsi: Document RZ/V2H(P) and RZ/V2N Date: Thu, 2 Oct 2025 17:17:26 +0100 Message-ID: <20251002161728.186024-5-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251002161728.186024-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20251002161728.186024-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add the compatible string "renesas,r9a09g057-mipi-dsi" for the Renesas RZ/V2H(P) (R9A09G057) SoC. While the MIPI DSI LINK registers are shared with the RZ/G2L SoC, the D-PHY register layout differs. Additionally, the RZ/V2H(P) uses only two resets compared to three on RZ/G2L, and requires five clocks instead of six. To reflect these hardware differences, update the binding schema to support the reduced clock and reset requirements for RZ/V2H(P). Since the RZ/V2N (R9A09G056) SoC integrates an identical DSI IP to RZ/V2H(P), the same "renesas,r9a09g057-mipi-dsi" compatible string is reused for RZ/V2N. Signed-off-by: Lad Prabhakar Reviewed-by: Krzysztof Kozlowski Reviewed-by: Geert Uytterhoeven Reviewed-by: Tomi Valkeinen --- v8->v9: - No changes v7->v8: - Added reviewed-by tags from Geert and Tomi v6->v7: - Renamed pllclk to pllrefclk - Preserved the reviewed by tag from Geert and Krzysztof v5->v6: - Preserved the sort order (by part number). - Added reviewed tag from Geert. v4->v5: - No changes v3->v4: - No changes v2->v3: - Collected reviewed tag from Krzysztof v1->v2: - Kept the sort order for schema validation - Added `port@1: false` for RZ/V2H(P) SoC --- .../bindings/display/bridge/renesas,dsi.yaml | 120 +++++++++++++----- 1 file changed, 91 insertions(+), 29 deletions(-) diff --git a/Documentation/devicetree/bindings/display/bridge/renesas,dsi.y= aml b/Documentation/devicetree/bindings/display/bridge/renesas,dsi.yaml index 5a99d9b9635e..c20625b8425e 100644 --- a/Documentation/devicetree/bindings/display/bridge/renesas,dsi.yaml +++ b/Documentation/devicetree/bindings/display/bridge/renesas,dsi.yaml @@ -14,16 +14,21 @@ description: | RZ/G2L alike family of SoC's. The encoder can operate in DSI mode, with up to four data lanes. =20 -allOf: - - $ref: /schemas/display/dsi-controller.yaml# - properties: compatible: - items: + oneOf: + - items: + - enum: + - renesas,r9a07g044-mipi-dsi # RZ/G2{L,LC} + - renesas,r9a07g054-mipi-dsi # RZ/V2L + - const: renesas,rzg2l-mipi-dsi + + - items: + - const: renesas,r9a09g056-mipi-dsi # RZ/V2N + - const: renesas,r9a09g057-mipi-dsi + - enum: - - renesas,r9a07g044-mipi-dsi # RZ/G2{L,LC} - - renesas,r9a07g054-mipi-dsi # RZ/V2L - - const: renesas,rzg2l-mipi-dsi + - renesas,r9a09g057-mipi-dsi # RZ/V2H(P) =20 reg: maxItems: 1 @@ -49,34 +54,56 @@ properties: - const: debug =20 clocks: - items: - - description: DSI D-PHY PLL multiplied clock - - description: DSI D-PHY system clock - - description: DSI AXI bus clock - - description: DSI Register access clock - - description: DSI Video clock - - description: DSI D-PHY Escape mode transmit clock + oneOf: + - items: + - description: DSI D-PHY PLL multiplied clock + - description: DSI D-PHY system clock + - description: DSI AXI bus clock + - description: DSI Register access clock + - description: DSI Video clock + - description: DSI D-PHY Escape mode transmit clock + - items: + - description: DSI D-PHY PLL reference clock + - description: DSI AXI bus clock + - description: DSI Register access clock + - description: DSI Video clock + - description: DSI D-PHY Escape mode transmit clock =20 clock-names: - items: - - const: pllclk - - const: sysclk - - const: aclk - - const: pclk - - const: vclk - - const: lpclk + oneOf: + - items: + - const: pllclk + - const: sysclk + - const: aclk + - const: pclk + - const: vclk + - const: lpclk + - items: + - const: pllrefclk + - const: aclk + - const: pclk + - const: vclk + - const: lpclk =20 resets: - items: - - description: MIPI_DSI_CMN_RSTB - - description: MIPI_DSI_ARESET_N - - description: MIPI_DSI_PRESET_N + oneOf: + - items: + - description: MIPI_DSI_CMN_RSTB + - description: MIPI_DSI_ARESET_N + - description: MIPI_DSI_PRESET_N + - items: + - description: MIPI_DSI_ARESET_N + - description: MIPI_DSI_PRESET_N =20 reset-names: - items: - - const: rst - - const: arst - - const: prst + oneOf: + - items: + - const: rst + - const: arst + - const: prst + - items: + - const: arst + - const: prst =20 power-domains: maxItems: 1 @@ -130,6 +157,41 @@ required: =20 unevaluatedProperties: false =20 +allOf: + - $ref: ../dsi-controller.yaml# + + - if: + properties: + compatible: + contains: + const: renesas,r9a09g057-mipi-dsi + then: + properties: + clocks: + maxItems: 5 + + clock-names: + maxItems: 5 + + resets: + maxItems: 2 + + reset-names: + maxItems: 2 + else: + properties: + clocks: + minItems: 6 + + clock-names: + minItems: 6 + + resets: + minItems: 3 + + reset-names: + minItems: 3 + examples: - | #include --=20 2.51.0