From nobody Wed Dec 17 17:58:23 2025 Received: from mail-pj1-f45.google.com (mail-pj1-f45.google.com [209.85.216.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B2AD7288C34 for ; Thu, 2 Oct 2025 06:09:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759385352; cv=none; b=MfAs6FwE265GMEBpD7lOBclvw57guqdLNiHTNJGtiDhPALxehU1PlCadXDTV/ld8KCD6AUhQa7MzqTlPbH4rRG3IgsuMntLwvdnyfhyi7320GhVod65A/o89HuSFvJ695gNU4w0602lMCx686lx21l+Z8lCL9rkbHf6W8IGz34g= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759385352; c=relaxed/simple; bh=XEFA8zyiDZVVbLjKoilUQi+l/dTbcVsvCwesMof/7ow=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=t9sROcqIVJevQPPDXh1b0fEsn+tpqCJ9B5QWf/IB96LcE2K/Kl0d3DfVmXqM+FUagSwrQTb3dYbz89jJodqVboLj1uUUp+PwFDgptC1YuzKXgorfA63ca0ZVmIF/OrYwAm45PaCujZDeAS7SxpRoXuLEIq3KXqRQkkUD7Ar78UQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=d5Yuli6B; arc=none smtp.client-ip=209.85.216.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="d5Yuli6B" Received: by mail-pj1-f45.google.com with SMTP id 98e67ed59e1d1-32df5cae0b1so974280a91.2 for ; Wed, 01 Oct 2025 23:09:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1759385350; x=1759990150; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9ftqbP+UQqSEu2f4CDXI8ip1QBHLXUd+nnX5oELppTk=; b=d5Yuli6BxUk6olra3rf21GWsTEeVvxc8xVqhMpsV0lFhes+Fvi7zbG9TeHngG4zqG+ X4PJOmZHbq5BxLaX/pl02NJb5XKjxDTAM6aIwt7BPKXiW8P/GY5qJDgYigTJOVbC+2dP Yr8/DNpRu7OQMohrYd0cNfnDVMo/9Epb4qXb3kVACtZ4hz6acJIZsJLoAATF4+GvF8KH vyd4iye1yy6lTUoJk44JlFO0YRbKVYCGvcCxxrqQLVusXsllUpe05yxpPSI2Z7hqYt8q tJx58panx1+ca9/5CiJMpO33BXpwk6a9KbJJs/JYRddaBiTaBYNpo2V7lPBdy/YZL+ol R48g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759385350; x=1759990150; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9ftqbP+UQqSEu2f4CDXI8ip1QBHLXUd+nnX5oELppTk=; b=SGkl0dF6XUG9PnIzBua7Z9cD7nM8fAmjnAHW5+LUv4w6/VYDXE+dzmP+CdYEbxqhEW ibivKakzf9c5EqyHqPhwFQSnK40Yz5vq0HXO6NAQodmEIlqYOErP5z2UlltfRRIIkSlq OaxhCMs/xJfRQLRtumnJRa7aei4G3KTCd96AyLo+ROaZketrCs68EGHbgFMl919uozM9 +hzuScULW7JsmhGUhMSJXbwlFmST/xhUmJBqFkiEkKj7GlZ3iuIleyKlTdZjTC8D3ljR 4TiUlL0jPGA4glcahUGYg71GTaIcuhiShZd5+6dn2+156V8LOrHzbMtnlH2g9Kn4845n VO5Q== X-Forwarded-Encrypted: i=1; AJvYcCVux2wCrz7CpLIOggTEQ24RIQccWH88PoD7bAgwfgJny6kFndClmifBXcX7WKGyDkN3hyE6LnMOghUsCG8=@vger.kernel.org X-Gm-Message-State: AOJu0Yw6naPcpKqNGE8JM9LRh0RTp4AjxSOkFhQTo+nBTs9DgVejOvQU Wg8pLA9m8Os2drFhmcTWnGpXH/eki2Oq8fctAY5AI+yQ77GZhzIk1zvI8aZRr46D7EE= X-Gm-Gg: ASbGncv40oGj4B1dA0ZnhE2GFGWvcgmupl55K/DiA1Cxirroh/n0m5QP4sCSkxgOSBE +Q0Cvj18UyqGFim+3JpTQhkYDDTn/CizXjZcAZ0XDdL+pGInDXi7saAh8PnEeDXGrr2A4rM8e1C /YIH3Scw47mYvVJMMMG66G96wPWSzNwNXJrOXFnB1VvRz34QPRYea6Lfl+7WfoRWkaCj1HH2oqg 0cbbpYf82bVpYz0aBP0x/vqH2m1wfVpbvXxbhvSQyc7YfRuKybHRMWP7Z//yaRl6MJRlX2QVH0b Tc4id6eOISz2jrrcAYDj2Z7JeP1Iw+DQG4mMX9YsDIp2BrHgacjlhVcgFKT46x8kmoNzLDqKSdB nBLzzjWgPRB1j7RyVvQUQ6EX1C1miU/2FmPvG27iPFBzH2ikyxo6g4+fPWzrJ2dltFfvco+tXPE NdDCY= X-Google-Smtp-Source: AGHT+IEFL89FRAz70PFiXxdbB3Wjgy9mSV6Pk0dwPsKpmwVWnajTDyjSSOaPk9cpQlVIA3PETGEPeQ== X-Received: by 2002:a17:90b:4a87:b0:32b:623d:ee91 with SMTP id 98e67ed59e1d1-339a6f36e19mr6863672a91.27.1759385349850; Wed, 01 Oct 2025 23:09:09 -0700 (PDT) Received: from localhost.localdomain ([122.171.19.158]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b6099f594afsm1205029a12.37.2025.10.01.23.09.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Oct 2025 23:09:09 -0700 (PDT) From: Anup Patel To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Greg KH , Alexander Shishkin , Ian Rogers Cc: Alexandre Ghiti , Peter Zijlstra , Ingo Molnar , Namhyung Kim , Mark Rutland , Jiri Olsa , Adrian Hunter , Liang Kan , Mayuresh Chitale , Anup Patel , Atish Patra , Andrew Jones , Sunil V L , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Mayuresh Chitale , Anup Patel Subject: [PATCH 07/11] rvtrace: Add trace ramsink driver Date: Thu, 2 Oct 2025 11:37:28 +0530 Message-ID: <20251002060732.100213-8-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251002060732.100213-1-apatel@ventanamicro.com> References: <20251002060732.100213-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Mayuresh Chitale Add initial implementation of RISC-V trace ramsink driver. The ramsink is defined in the RISC-V Trace Control Interface specification. Co-developed-by: Anup Patel Signed-off-by: Anup Patel Signed-off-by: Mayuresh Chitale --- drivers/hwtracing/rvtrace/Kconfig | 8 + drivers/hwtracing/rvtrace/Makefile | 1 + drivers/hwtracing/rvtrace/rvtrace-ramsink.c | 198 ++++++++++++++++++++ 3 files changed, 207 insertions(+) create mode 100644 drivers/hwtracing/rvtrace/rvtrace-ramsink.c diff --git a/drivers/hwtracing/rvtrace/Kconfig b/drivers/hwtracing/rvtrace/= Kconfig index ba35c05f3f54..aef7e9989165 100644 --- a/drivers/hwtracing/rvtrace/Kconfig +++ b/drivers/hwtracing/rvtrace/Kconfig @@ -21,3 +21,11 @@ config RVTRACE_ENCODER default y help This driver provides support for RISC-V Trace Encoder component. + +config RVTRACE_RAMSINK + tristate "RISC-V Trace Ramsink driver" + depends on RVTRACE + default y + help + This driver provides support for Risc-V E-Trace Ramsink + component. diff --git a/drivers/hwtracing/rvtrace/Makefile b/drivers/hwtracing/rvtrace= /Makefile index f320693a1fc5..122e575da9fb 100644 --- a/drivers/hwtracing/rvtrace/Makefile +++ b/drivers/hwtracing/rvtrace/Makefile @@ -3,3 +3,4 @@ obj-$(CONFIG_RVTRACE) +=3D rvtrace.o rvtrace-y :=3D rvtrace-core.o rvtrace-platform.o obj-$(CONFIG_RVTRACE_ENCODER) +=3D rvtrace-encoder.o +obj-$(CONFIG_RVTRACE_RAMSINK) +=3D rvtrace-ramsink.o diff --git a/drivers/hwtracing/rvtrace/rvtrace-ramsink.c b/drivers/hwtracin= g/rvtrace/rvtrace-ramsink.c new file mode 100644 index 000000000000..7bd0cf1e4dfd --- /dev/null +++ b/drivers/hwtracing/rvtrace/rvtrace-ramsink.c @@ -0,0 +1,198 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2025 Ventana Micro Systems Inc. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define RVTRACE_RAMSINK_STARTLOW_OFF 0x010 +#define RVTRACE_RAMSINK_STARTHIGH_OFF 0x014 +#define RVTRACE_RAMSINK_LIMITLOW_OFF 0x018 +#define RVTRACE_RAMSINK_LIMITHIGH_OFF 0x01c +#define RVTRACE_RAMSINK_WPLOW_OFF 0x020 +#define RVTRACE_RAMSINK_WPHIGH_OFF 0x024 +#define RVTRACE_RAMSINK_RPLOW_OFF 0x028 +#define RVTRACE_RAMSINK_RPHIGH_OFF 0x02c + +struct rvtrace_ramsink_priv { + size_t size; + void *va; + dma_addr_t start; + dma_addr_t end; + /* WP from prev iteration */ + dma_addr_t prev_head; +}; + +struct trace_buf { + void *base; + size_t size; + int cur, len; +}; + +static void tbuf_to_pbuf_copy(struct trace_buf *src, struct trace_buf *dst) +{ + int bytes_dst, bytes_src, bytes; + void *dst_addr, *src_addr; + + while (src->size) { + src_addr =3D src->base + src->cur; + dst_addr =3D dst->base + dst->cur; + + if (dst->len - dst->cur < src->size) + bytes_dst =3D dst->len - dst->cur; + else + bytes_dst =3D src->size; + if (src->len - src->cur < src->size) + bytes_src =3D src->len - src->cur; + else + bytes_src =3D src->size; + bytes =3D bytes_dst < bytes_src ? bytes_dst : bytes_src; + memcpy(dst_addr, src_addr, bytes); + dst->cur =3D (dst->cur + bytes) % dst->len; + src->cur =3D (src->cur + bytes) % src->len; + src->size -=3D bytes; + } +} + +static size_t rvtrace_ramsink_copyto_auxbuf(struct rvtrace_component *comp, + struct rvtrace_perf_auxbuf *buf) +{ + struct rvtrace_ramsink_priv *priv =3D dev_get_drvdata(&comp->dev); + struct trace_buf src, dst; + u32 wp_low, wp_high; + u64 buf_cur_head; + size_t size; + + wp_low =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_WPLOW_OFF); + wp_high =3D rvtrace_read32(comp->pdata, RVTRACE_RAMSINK_WPHIGH_OFF); + buf_cur_head =3D (u64)(wp_high) << 32 | wp_low; + + if (buf_cur_head =3D=3D priv->prev_head) + return 0; + + dst.base =3D buf->base; + dst.len =3D buf->length; + dst.cur =3D buf->pos; + dst.size =3D 0; + + src.base =3D priv->va; + src.len =3D priv->end - priv->start; + if (buf_cur_head > priv->prev_head) { + src.size =3D buf_cur_head - priv->prev_head; + } else { + src.size =3D priv->end - priv->prev_head; + src.size +=3D buf_cur_head - priv->start; + } + + src.cur =3D buf_cur_head - priv->start; + size =3D src.size; + tbuf_to_pbuf_copy(&src, &dst); + buf->pos =3D dst.cur; + priv->prev_head =3D buf_cur_head; + + return size; +} + +static int rvtrace_ramsink_setup(struct rvtrace_component *comp) +{ + struct rvtrace_ramsink_priv *priv; + + priv =3D devm_kzalloc(&comp->dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + dev_set_drvdata(&comp->dev, priv); + + priv->size =3D SZ_4M; + priv->va =3D dma_alloc_coherent(&comp->dev, priv->size, &priv->start, GFP= _KERNEL); + if (!priv->va) + return -ENOMEM; + priv->end =3D priv->start + priv->size; + priv->prev_head =3D priv->start; + + /* Setup ram sink addresses */ + rvtrace_write32(comp->pdata, lower_32_bits(priv->start), RVTRACE_RAMSINK_= STARTLOW_OFF); + rvtrace_write32(comp->pdata, upper_32_bits(priv->start), RVTRACE_RAMSINK_= STARTHIGH_OFF); + rvtrace_write32(comp->pdata, lower_32_bits(priv->start), RVTRACE_RAMSINK_= WPLOW_OFF); + rvtrace_write32(comp->pdata, upper_32_bits(priv->start), RVTRACE_RAMSINK_= WPHIGH_OFF); + /* Limit address needs to be set to end - 4 so that HW doesn't cause an o= verflow. */ + rvtrace_write32(comp->pdata, lower_32_bits(priv->end - 0x4), RVTRACE_RAMS= INK_LIMITLOW_OFF); + rvtrace_write32(comp->pdata, upper_32_bits(priv->end), RVTRACE_RAMSINK_LI= MITHIGH_OFF); + + return 0; +} + +static void rvtrace_ramsink_cleanup(struct rvtrace_component *comp) +{ + struct rvtrace_ramsink_priv *priv =3D dev_get_drvdata(&comp->dev); + + dma_free_coherent(&comp->dev, priv->size, priv->va, priv->start); +} + +static int rvtrace_ramsink_probe(struct rvtrace_component *comp) +{ + int ret; + + ret =3D rvtrace_ramsink_setup(comp); + if (ret) + return dev_err_probe(&comp->dev, ret, "failed to setup ramsink.\n"); + + ret =3D rvtrace_enable_component(comp); + if (ret) + return dev_err_probe(&comp->dev, ret, "failed to enable ramsink.\n"); + + return ret; +} + +static void rvtrace_ramsink_remove(struct rvtrace_component *comp) +{ + int ret; + + ret =3D rvtrace_disable_component(comp); + if (ret) + dev_err(&comp->dev, "failed to disable ramsink.\n"); + + rvtrace_ramsink_cleanup(comp); +} + +static struct rvtrace_component_id rvtrace_ramsink_ids[] =3D { + { .type =3D RVTRACE_COMPONENT_TYPE_RAMSINK, + .version =3D rvtrace_component_mkversion(1, 0), }, + {}, +}; + +static struct rvtrace_driver rvtrace_ramsink_driver =3D { + .id_table =3D rvtrace_ramsink_ids, + .copyto_auxbuf =3D rvtrace_ramsink_copyto_auxbuf, + .probe =3D rvtrace_ramsink_probe, + .remove =3D rvtrace_ramsink_remove, + .driver =3D { + .name =3D "rvtrace-ramsink", + }, +}; + +static int __init rvtrace_ramsink_init(void) +{ + return rvtrace_register_driver(&rvtrace_ramsink_driver); +} + +static void __exit rvtrace_ramsink_exit(void) +{ + rvtrace_unregister_driver(&rvtrace_ramsink_driver); +} + +module_init(rvtrace_ramsink_init); +module_exit(rvtrace_ramsink_exit); + +/* Module information */ +MODULE_AUTHOR("Mayuresh Chitale "); +MODULE_DESCRIPTION("RISC-V Trace Ramsink Driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0