From nobody Wed Oct 1 21:33:29 2025 Received: from mail-ed1-f51.google.com (mail-ed1-f51.google.com [209.85.208.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DDCD9260565 for ; Wed, 1 Oct 2025 14:35:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759329324; cv=none; b=W3tB5PSOKB6mAt7S8jO19pfPpFeaCeuOL2z+w40U6I+i7/r+yNIZWLGWxaVQ9zqTA/9pbtiyiYgxwvNysCAbThh3WAEJtgOpkq7jaDgan9IWaOJ5m9+678lKpf1MEAp1uq6kgxyFbGkD6BJH/8uPAoRzERLXinG/DRdr2rTa2Vs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1759329324; c=relaxed/simple; bh=DlDTQjPaKp6J+FVUMs+te99gGVccW2aVrvQUcaozCNs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=hw8/5ACRAnpfgZCFHO3ZpnXCE5reL5K5vJhP7X3uTio9gCCw7fmLCJb/LfGZJYHdn1USTbn8DimEcHqspghOaE3gdAea+CrkETuivvHb5buCot5HccP+qQNXP9oI0KHD3WKDuntaZtubOJEHW+Vj9UEEN1LQmTZUG79HSz8+G5A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com; spf=pass smtp.mailfrom=baylibre.com; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b=oLSxRAmQ; arc=none smtp.client-ip=209.85.208.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=baylibre.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20230601.gappssmtp.com header.i=@baylibre-com.20230601.gappssmtp.com header.b="oLSxRAmQ" Received: by mail-ed1-f51.google.com with SMTP id 4fb4d7f45d1cf-6366d48d8ccso2214892a12.0 for ; Wed, 01 Oct 2025 07:35:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20230601.gappssmtp.com; s=20230601; t=1759329321; x=1759934121; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=2tPbQqMIhSr6O3bhSUBYsPWZBJsuNCJDVVpT6zmr8+4=; b=oLSxRAmQsT8/RnKwjcYOvPNqpDSEfGKO972OUFBL2mpGlOdhy3S35rVbQZXLlMuMiz w9LXcGtp27EKtSPIBs9hsg40OmPTDFPw3ehxEAFBBjUpUuXu+fzoSYXACNsOMx0VWCn7 Zs4CBy50fbQU2gvvHwmwwZ1giQvk/A8YrIAevX20aR8HttNzlocXAcNli8zVyXNbYa1H qXAqWsOCbNwd5XfWhAlMCxHx50/373T81K+FZbtbg2OXb9QM1aIPKgPXaKhZKcLheMIt 3h4zQI4EORnhQ52S8m0UMuubsBpEckCKDTtZNsI8SRBFoMG0CHj0lWR+kp/uWWKdJkxu CILA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1759329321; x=1759934121; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2tPbQqMIhSr6O3bhSUBYsPWZBJsuNCJDVVpT6zmr8+4=; b=Jjge9Zizs3kBsCsbq47iNI2MhUcGnc9/dOkl7VmXMER4JOs9S/kapnTEM5GGYWDIh5 cRtlGmRZ7DJmjdUPETfiPxZq6MXEwuw+Qs/Jz4sfBhtOiBHeTSraPDNFi3qs25yuZOcR HwSJ/64xTWAkBhdai2hNTqbyOl5l+8yhXDl58nesNlK72JlMz1sBGCVPzdPlAL2AN13W a4gi4P/ll2UDzcQwmMpAWx3BHMKW4rKlHjh3MgSewvZl1jejzhiwqCTPR1Ij8MWQWilj +VF/KvRuu0hRsrtWTTfdk0uVVPVZL0PpQ63ylR2NqWQ8HhBzG6/2k24nneiNGpc9o/P4 sAfg== X-Forwarded-Encrypted: i=1; AJvYcCU/OANqHtKXOj0OQxqJ9v5gyd4473MzFZbAjP6X5VfxWoD37rfc/waK30Lkxs4voDsEOCvcayHckrkHGXU=@vger.kernel.org X-Gm-Message-State: AOJu0YxrQ5uNMfHFwavmkOqv7SGGqACbpFsUGFm60MJjE++/CH2QtkhG JfLXj0uM8kzudeR6A8opZXMrLMXCCZuyu3jW93mGysz2xxzYIlHwJkqtPLnlVYWrjAo= X-Gm-Gg: ASbGncvn/Zbjh1c4o/RGISuedGRkjRD4eCX7cd3eB7Uu4+nCIZpPlP4VqrlSnj5L7Yx dZAe8PNAjCELLPQ7OIJVISZk6iO06ox/U+P/thfnv6Va2R7S4Z/vW/usBHzeLEOLp9POqmA11Wh +xwDs79zJr1mkN8o2YhoCr5BcKAwoo8XW1ImYDAAU3MrPbpfiDK6R8NaEw+xf3xttGF3b2SoK5a wktHSBZ3EsxjFJ2qHa8Qav50a9e2bq4DUygX6wPR0ZqBe9yKbhX93yWJHKAUNkPzi+KnNTA3H9M L1pQPD5aB7FmJY7DS/WFDYYCHovQvCilTTbGC5N6esEwe7fqen7u/ECQ+zjmCo3nC4uAL2NYttB uZ8L4eqRlpp3PkDxiCi5twg8gYmdZ4Gt8KmLgk6C0Yu62Ve2HtSO47no= X-Google-Smtp-Source: AGHT+IGr72kB2msy16BRTUOxzq/uWEWO32FfYMCXAf2SFbCp+4xcc2vu36b8zG0v7G7YcXnejAZ6QA== X-Received: by 2002:a17:907:da1:b0:b45:b078:c522 with SMTP id a640c23a62f3a-b46e976545amr454413766b.36.1759329321241; Wed, 01 Oct 2025 07:35:21 -0700 (PDT) Received: from localhost ([2001:4090:a245:8496:49da:2c07:5e9a:7fb9]) by smtp.gmail.com with UTF8SMTPSA id a640c23a62f3a-b35446f7834sm1395230366b.65.2025.10.01.07.35.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Oct 2025 07:35:20 -0700 (PDT) From: "Markus Schneider-Pargmann (TI.com)" Date: Wed, 01 Oct 2025 16:34:17 +0200 Subject: [PATCH v3 5/6] arm64: dts: ti: k3-am62a7-sk: Set wakeup-source system-states Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20251001-topic-am62-dt-partialio-v6-15-v3-5-7095fe263ece@baylibre.com> References: <20251001-topic-am62-dt-partialio-v6-15-v3-0-7095fe263ece@baylibre.com> In-Reply-To: <20251001-topic-am62-dt-partialio-v6-15-v3-0-7095fe263ece@baylibre.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Vishal Mahaveer , Kevin Hilman , Dhruva Gole , Sebin Francis , Kendall Willis , Akashdeep Kaur , "Markus Schneider-Pargmann (TI.com)" X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3575; i=msp@baylibre.com; h=from:subject:message-id; bh=DlDTQjPaKp6J+FVUMs+te99gGVccW2aVrvQUcaozCNs=; b=owGbwMvMwCXWejAsc4KoVzDjabUkhoy7NsI8kaIbnhnx+67cr6t0Xn5xtOA+P36106tbJPa3O Pv/0lrYUcrCIMbFICumyNKZGJr2X37nseRFyzbDzGFlAhnCwMUpABM5oMrwTzll0UE3vXm9RbJW Ddt2XJ8dsynnjte75rnuu9ReZ0iFtjD8Uwp8/ONYbcbi4zwXHlyL1PmpKPoguvV5ZJSXzoHFj/M t+QE= X-Developer-Key: i=msp@baylibre.com; a=openpgp; fpr=BADD88DB889FDC3E8A3D5FE612FA6A01E0A45B41 The CANUART pins of mcu_mcan0, mcu_mcan1, mcu_uart0 and wkup_uart0 are powered during Partial-IO and I/O Only + DDR and are capable of waking up the system in these states. Specify the states in which these units can do a wakeup on this board. Note that the UARTs are not capable of wakeup in Partial-IO because of of a UART mux on the board not being powered during Partial-IO. Add pincontrol definitions for mcu_mcan0 and mcu_mcan1 for wakeup from Partial-IO. Add these as wakeup pinctrl entries for both devices. Signed-off-by: Markus Schneider-Pargmann (TI.com) --- arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 71 +++++++++++++++++++++++++++++= ++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/= ti/k3-am62a7-sk.dts index af591fe6ae4f0a91991d2904a9a61905a0eeb614..8525aa5ab812c51e2d3371b39ba= a5e936e616158 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -233,6 +233,10 @@ AM62AX_MCU_IOPAD(0x0030, PIN_OUTPUT, 0) /* (C8) WKUP_U= ART0_RTSn */ &wkup_uart0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&wkup_uart0_pins_default>; + wakeup-source =3D <&system_io_ddr>, + <&system_deep_sleep>, + <&system_mcu_only>, + <&system_standby>; status =3D "reserved"; }; =20 @@ -426,6 +430,42 @@ pmic_irq_pins_default: pmic-irq-default-pins { AM62AX_MCU_IOPAD(0x000, PIN_INPUT, 7) /* (E11) MCU_GPIO0_0 */ >; }; + + mcu_mcan0_tx_pins_default: mcu-mcan0-tx-default-pins { + pinctrl-single,pins =3D < + AM62AX_MCU_IOPAD(0x034, PIN_OUTPUT, 0) /* (D6) MCU_MCAN0_TX */ + >; + }; + + mcu_mcan0_rx_pins_default: mcu-mcan0-rx-default-pins { + pinctrl-single,pins =3D < + AM62AX_MCU_IOPAD(0x038, PIN_INPUT, 0) /* (B3) MCU_MCAN0_RX */ + >; + }; + + mcu_mcan0_rx_pins_wakeup: mcu-mcan0-rx-wakeup-pins { + pinctrl-single,pins =3D < + AM62AX_MCU_IOPAD(0x038, PIN_INPUT | PIN_WKUP_EN, 0) /* (B3) MCU_MCAN0_R= X */ + >; + }; + + mcu_mcan1_tx_pins_default: mcu-mcan1-tx-default-pins { + pinctrl-single,pins =3D < + AM62AX_MCU_IOPAD(0x03c, PIN_OUTPUT, 0) /* (E5) MCU_MCAN1_TX */ + >; + }; + + mcu_mcan1_rx_pins_default: mcu-mcan1-rx-default-pins { + pinctrl-single,pins =3D < + AM62AX_MCU_IOPAD(0x040, PIN_INPUT, 0) /* (D4) MCU_MCAN1_RX */ + >; + }; + + mcu_mcan1_rx_pins_wakeup: mcu-mcan1-rx-wakeup-pins { + pinctrl-single,pins =3D < + AM62AX_MCU_IOPAD(0x040, PIN_INPUT | PIN_WKUP_EN, 0) /* (D4) MCU_MCAN1_R= X */ + >; + }; }; =20 &mcu_gpio0 { @@ -852,4 +892,35 @@ AM62AX_IOPAD(0x008, PIN_INPUT, 0) /* (J24) OSPI0_DQS */ }; }; =20 +&mcu_mcan0 { + pinctrl-names =3D "default", "wakeup"; + pinctrl-0 =3D <&mcu_mcan0_tx_pins_default>, <&mcu_mcan0_rx_pins_default>; + pinctrl-1 =3D <&mcu_mcan0_tx_pins_default>, <&mcu_mcan0_rx_pins_wakeup>; + wakeup-source =3D <&system_partial_io>, + <&system_io_ddr>, + <&system_deep_sleep>, + <&system_mcu_only>, + <&system_standby>; + status =3D "okay"; +}; + +&mcu_mcan1 { + pinctrl-names =3D "default", "wakeup"; + pinctrl-0 =3D <&mcu_mcan1_tx_pins_default>, <&mcu_mcan1_rx_pins_default>; + pinctrl-1 =3D <&mcu_mcan1_tx_pins_default>, <&mcu_mcan1_rx_pins_wakeup>; + wakeup-source =3D <&system_partial_io>, + <&system_io_ddr>, + <&system_deep_sleep>, + <&system_mcu_only>, + <&system_standby>; + status =3D "okay"; +}; + +&mcu_uart0 { + wakeup-source =3D <&system_io_ddr>, + <&system_deep_sleep>, + <&system_mcu_only>, + <&system_standby>; +}; + #include "k3-am62a-ti-ipc-firmware.dtsi" --=20 2.51.0