From nobody Thu Oct 2 02:15:03 2025 Received: from mail-lf1-f50.google.com (mail-lf1-f50.google.com [209.85.167.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 390B72E5418 for ; Thu, 25 Sep 2025 15:17:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758813439; cv=none; b=jMNUdDnPGtgI1Amf0UjAfqgnDWrF0um0uy1MzoqvOKQwDL5TEbKn4LQlAnsDF/cbYw4YIIrZ11ZYKGdW6B6essdsP+UIHlsK6vmTMm6wuT7lgoS4A2CvWCQGedRGysSGURlOsK+3IMAHXzysAwpWk+mI2au2CkUVqb4sYgYTGuQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758813439; c=relaxed/simple; bh=7dAHRT2r7ftPVN1rS5b3fLL9XXBwlAPnHlEMfM9TlgA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EtcBZbD1ZUzM00OkhlS2DTHf4TuMGIbO5QZA98YCrsUwpECRLtvtCbwwmvccz/Hn/CpaH+wejIyvsnhqN+YoV973jQ5v4crEyrcoAvLPEbXMbqVpDX+Xg63m8YbcMqioUjSGMYdLGXeg1vzhtrBvHWb0sfhVSkk9iOkbJL5UdsM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CDr6X9VL; arc=none smtp.client-ip=209.85.167.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CDr6X9VL" Received: by mail-lf1-f50.google.com with SMTP id 2adb3069b0e04-57e8e67aa3eso3061172e87.1 for ; Thu, 25 Sep 2025 08:17:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1758813435; x=1759418235; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=C/43znEe061f/mLeX5mGh0JaDqN09K9lxSSjlK2dh/Q=; b=CDr6X9VLqVd9Jf1udIg4rExPYE5xvc0Vw60gh4orvF/97AxXNsjBStbn5bwQPngaVm BhBaoPjy/AWaTa2e64Tf+QS5r+1sfACLDfceDQulrtNO50nTIzKesqQhCx7ZsaYKXjsQ pWmRSjoChJfHRSJXdnFsEKO/74zqtprgqZZm88N8ffPD/pLSVtjRnynu/pIUM886okyT jV9f7BjqSirNNbkKHGMrEIXwXhEX0WA7vrULIi2EsnT0+YpUuDcOL2iT87t8tn8LITOG VAp48VCRxJD3NFWQFQnbNMfuQ/h4JiNT7jI6TX+UlBnZw0gD/mJ++qCWalSIy5bh5iI6 S9xw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758813435; x=1759418235; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=C/43znEe061f/mLeX5mGh0JaDqN09K9lxSSjlK2dh/Q=; b=YDxt3nPtcWTsLDdgGDo90HkiPPRAKLeGu6Oig9uj+ACZPZapcWYw8fCI1MDKWt8xS5 oTIVxdV9Fcb3EdIcUXfTAjythYqszP93HgVFoX+yKee0L2yHFGrbfJEvPqnqHO5BUccq BiRGjOUbKx5a2124pBEQylTDbeZSECFg+ez+uDM2GDeeTXjbvHcht9FvmCHdNtgtGss5 8ikqmUIWujMO6hJzxhY7Gnh/03QCMqEB+dBh2M+XAnznN43wzzOjGYRKuNewS/tMp8sv KgztxA1KCEdlKjx2+U979gDrkGGoPAUw91mH9YejynQ0wuUiakLqtZOi86/EpYgdFY/H W08Q== X-Forwarded-Encrypted: i=1; AJvYcCWMZ9CwejRgMbp1rAmCDzrVOSB/6FcJhHhyMtQ+eI71G0ICm9eN8yDJsjp4F8ee7ADXDMC962hhWDaqiUM=@vger.kernel.org X-Gm-Message-State: AOJu0YwQDJuBKG0caZYHj7oB8hf45hqHVYN4B9Wq8I+aZeC6CjT/8NHt fxEdY/1R1mmrO5NLIHCu20FZFMn72VzXucRhiQKPdehnjcwtKYj7bxnH X-Gm-Gg: ASbGncsyMv98CFm3ORXk4ClqdytAC20BpuQE5PcbQ9KooBwgspwobNp3YcWMR4kwkQe JqBkri8aGd1vKM8hAjawMJNxO87Aql6ixcmFoJAxtKg3flV4x95zUMKXqJcyrD6ZOkKP6jrLJD1 Dj449VgwwHyc/fctkP8FCYr38czDTI4pzugwrBg/9pzva16Rs7r3SLEIabnTRJ+3Usjp6w24f5M 9ED5j7Ks70OHrbVEMxK8ktXXlY8IXSs+0siHMjLSsETo4mkM0cOsphwFztxtkFYgYH8BEx/3XAX +x1Qdw1LtX+VAx8LrMFQNq562IWa8cBSvnlHj/kE9NKavn2FTcoxjnNM6OidH56LB1kPXevOo5w j3KRkTDbjjbkStkxR28meITQh X-Google-Smtp-Source: AGHT+IEZhoVTWc3JU2yVQQC2NvFxzQUmxQf+nrYtPw/ltnEPLZ7YBlNqTjchqSYHU9qwgFPB+3ThRA== X-Received: by 2002:a05:6512:10d4:b0:57e:2f8e:5f0c with SMTP id 2adb3069b0e04-58306406032mr1045775e87.15.1758813434918; Thu, 25 Sep 2025 08:17:14 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-58313430496sm870084e87.27.2025.09.25.08.17.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Sep 2025 08:17:14 -0700 (PDT) From: Svyatoslav Ryhel To: David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Sowjanya Komatineni , Luca Ceresoli , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , Linus Walleij , Mauro Carvalho Chehab , Greg Kroah-Hartman , Svyatoslav Ryhel , =?UTF-8?q?Jonas=20Schw=C3=B6bel?= , Dmitry Osipenko , Charan Pedumuru , Diogo Ivo , Aaron Kling , Arnd Bergmann Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-staging@lists.linux.dev Subject: [PATCH v3 02/22] dt-bindings: clock: tegra30: Add IDs for CSI pad clocks Date: Thu, 25 Sep 2025 18:16:28 +0300 Message-ID: <20250925151648.79510-3-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250925151648.79510-1-clamor95@gmail.com> References: <20250925151648.79510-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Tegra30 has CSI pad clock enable bits embedded into PLLD/PLLD2 registers. Add ids for these clocks. Additionally, move TEGRA30_CLK_CLK_MAX into clk-tegra30 source. Signed-off-by: Svyatoslav Ryhel Acked-by: Krzysztof Kozlowski --- drivers/clk/tegra/clk-tegra30.c | 1 + include/dt-bindings/clock/tegra30-car.h | 3 ++- 2 files changed, 3 insertions(+), 1 deletion(-) diff --git a/drivers/clk/tegra/clk-tegra30.c b/drivers/clk/tegra/clk-tegra3= 0.c index ca367184e185..ca738bc64615 100644 --- a/drivers/clk/tegra/clk-tegra30.c +++ b/drivers/clk/tegra/clk-tegra30.c @@ -53,6 +53,7 @@ #define SYSTEM_CLK_RATE 0x030 =20 #define TEGRA30_CLK_PERIPH_BANKS 5 +#define TEGRA30_CLK_CLK_MAX 311 =20 #define PLLC_BASE 0x80 #define PLLC_MISC 0x8c diff --git a/include/dt-bindings/clock/tegra30-car.h b/include/dt-bindings/= clock/tegra30-car.h index f193663e6f28..763b81f80908 100644 --- a/include/dt-bindings/clock/tegra30-car.h +++ b/include/dt-bindings/clock/tegra30-car.h @@ -271,6 +271,7 @@ #define TEGRA30_CLK_AUDIO3_MUX 306 #define TEGRA30_CLK_AUDIO4_MUX 307 #define TEGRA30_CLK_SPDIF_MUX 308 -#define TEGRA30_CLK_CLK_MAX 309 +#define TEGRA30_CLK_CSIA_PAD 309 +#define TEGRA30_CLK_CSIB_PAD 310 =20 #endif /* _DT_BINDINGS_CLOCK_TEGRA30_CAR_H */ --=20 2.48.1