From nobody Thu Oct 2 02:13:23 2025 Received: from mail-lf1-f48.google.com (mail-lf1-f48.google.com [209.85.167.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F13131354F for ; Thu, 25 Sep 2025 15:17:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758813474; cv=none; b=iaDiuDx8nDR6IdCqx/z3f6aX457BkbFCFZ13k1oroOsiEzn4I2LVsuDY8NqrfsCp58+vMd+BcYlUygJSXXsHvWoUT3+UHZ8JORWk0VYflOFQrgY6X02tJccWUBPvz5ueTK8PyGuT9vBjG8XGaorcg/5u20Uc/E6bmsr1mcvoyuI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758813474; c=relaxed/simple; bh=gpoDHkJKaBLo4I5P8qTwM5e7B7PwG7fYx3AIUNIrLrg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=F1rPzOl8LQwUlztxeqKSeGeAN2Tr9AZACoql8pDdirnHdW1yW12eXAC+KtGzwfHvWrM/fm0XfK5zK+tZkCYLCJFsX3yW0fFCYAihhk74LVgC45mAdwZPBk9vrZjCV+9J1LxDj6VhH+NrBzXQP1Bs7gQPS0Y6ZGnQnMJVcAfGLL8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=CWkd9nPe; arc=none smtp.client-ip=209.85.167.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="CWkd9nPe" Received: by mail-lf1-f48.google.com with SMTP id 2adb3069b0e04-57edfeaa05aso1156016e87.0 for ; Thu, 25 Sep 2025 08:17:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1758813467; x=1759418267; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=UluGas5X2LWmQB7iVdb5z5eOB2ccnl2sNvVSp9MKYIw=; b=CWkd9nPe5110OeFGZ4GlN/QW+hQJTIFgMBHRnZ7tkXt8UJAsYmbGbQInC8NNAZ3Yy2 RRdDaIxDq5hhK4WdOUtE3lzD5SIS+Or8uA+pBEDrQBA1TOqMM9Il59UbVmu2KFnN4tLx 90bmBOKP88F8kzwkAnpIUhcmUFOQvlWn/2o/dq6kCCou9SAddfbEIb6uwewgxbHc6dCb vBWgxOTRYMvDozOCyGsv7fOMelH6SlokzhuHtcm1pHTjHDL6wSZqMoFMo+b86TYrugiu dPaAlG0N1xjFVvDKXnYHxBhl7IpTk9Zaa7hrVQT8ypUJSCXZPJWkYo+SA2jEOYOPFjoI o/VQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758813467; x=1759418267; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=UluGas5X2LWmQB7iVdb5z5eOB2ccnl2sNvVSp9MKYIw=; b=EreBlflPOka3ht+vgYGtn40qZAhRg/4FlqBxfVg4D3kGWEVNdlAKBv/rAKykdIGGg6 vrtDETBo+LEUc0g/DCLauYVrlv7RgDCiz+A1G79WvSLXdovjfM2BJW64Ov9whHR9NEGP Prg+PnKJC77F72cmdTE64F8OjZUUdaUlsOCkxEkUW0BbyHOeo8hfzCRcnQb+HhJRDo14 bmzaIGWWRTx2GXY+UJZnhMemI1uXbGjKr1AnfNf+r9tgub951kres3vAfvhJzpulWOh3 4nhNFY7MBbE2IKLuKl78L5h/HiVYySRJjTJCwChLadyxkHFmhLZLFC7cuBQYin3J0oup eESg== X-Forwarded-Encrypted: i=1; AJvYcCULbOcmjvNevgmEmu47Oto2vrl/11GOlFeeHQvfIMHPl6cBLjie4I+Z98CyI7gB7hmkY30ZgPInIVtCWiw=@vger.kernel.org X-Gm-Message-State: AOJu0Yy923k6TJYjPUvKpDnGmLBjRLtSYKkdLx7BzVGspKP71sg5jrCU 7wxH13dG39BnBPB8VIwe2NT5Y/MH7EwJ1SovylvzYouIu3ZswDaJBmq8 X-Gm-Gg: ASbGncudLFu4YOUVMwlNxZ365nLoiqzn1vKTlF/mtUT+C1o4smgz/AUDj0o9jZn8/uE ZDoGKeQSIMCqCcjvUcT88QmKNJlR7WuuuTLUqNJYSh3Mrxj6XEp2M1SEK+zB53XKg1IVVaI2T/s 6Egw9Ypr2mpXq9AtHMLZ6WD7z73qmQYvKddIKTk7m+irlqs97UwY/n+SSbaOjrK2LZQiuUTT6jo 4Pt8NNAMA/9HeI/foHbGj2wy3y4B1vgipRFQSSlGkDTheFPqpmY4T7b2Ld47e4sQfr6Y8Nbh4Oe 2hEgaY+zFn6JQJ+FDvM/4nF+tvVmc1h4vaHbXo/rkXma5EzKuJsx+E+IHZper7nJiIADlc0rmJj ADfmul+4H7IU0jA== X-Google-Smtp-Source: AGHT+IGed0vIRa+md+egWvWqgYYl4XwnX/bKqIftOs7kK/BC39V/DrV+l1FBmmZSDKHaohVTfkYJWQ== X-Received: by 2002:ac2:51c8:0:b0:576:fbdc:e3d9 with SMTP id 2adb3069b0e04-582d0c2a3e0mr1199445e87.14.1758813466370; Thu, 25 Sep 2025 08:17:46 -0700 (PDT) Received: from xeon.. ([188.163.112.70]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-58313430496sm870084e87.27.2025.09.25.08.17.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Sep 2025 08:17:46 -0700 (PDT) From: Svyatoslav Ryhel To: David Airlie , Simona Vetter , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Sowjanya Komatineni , Luca Ceresoli , Prashant Gaikwad , Michael Turquette , Stephen Boyd , Mikko Perttunen , Linus Walleij , Mauro Carvalho Chehab , Greg Kroah-Hartman , Svyatoslav Ryhel , =?UTF-8?q?Jonas=20Schw=C3=B6bel?= , Dmitry Osipenko , Charan Pedumuru , Diogo Ivo , Aaron Kling , Arnd Bergmann Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-staging@lists.linux.dev Subject: [PATCH v3 20/22] dt-bindings: display: tegra: document Tegra20 and Tegra30 CSI Date: Thu, 25 Sep 2025 18:16:46 +0300 Message-ID: <20250925151648.79510-21-clamor95@gmail.com> X-Mailer: git-send-email 2.48.1 In-Reply-To: <20250925151648.79510-1-clamor95@gmail.com> References: <20250925151648.79510-1-clamor95@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Document CSI HW block found in Tegra20 and Tegra30 SoC. Signed-off-by: Svyatoslav Ryhel --- .../display/tegra/nvidia,tegra20-csi.yaml | 135 ++++++++++++++++++ 1 file changed, 135 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/tegra/nvidia,= tegra20-csi.yaml diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20= -csi.yaml b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-= csi.yaml new file mode 100644 index 000000000000..817b3097846b --- /dev/null +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-csi.ya= ml @@ -0,0 +1,135 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/tegra/nvidia,tegra20-csi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra20 CSI controller + +maintainers: + - Svyatoslav Ryhel + +properties: + compatible: + enum: + - nvidia,tegra20-csi + - nvidia,tegra30-csi + + reg: + maxItems: 1 + + clocks: true + clock-names: true + + avdd-dsi-csi-supply: + description: DSI/CSI power supply. Must supply 1.2 V. + + power-domains: + maxItems: 1 + + "#nvidia,mipi-calibrate-cells": + description: + The number of cells in a MIPI calibration specifier. Should be 1. + The single cell specifies an id of the pad that need to be + calibrated for a given device. Valid pad ids for receiver would be + 0 for CSI-A; 1 for CSI-B; 2 for DSI-A and 3 for DSI-B. + $ref: /schemas/types.yaml#/definitions/uint32 + const: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + +patternProperties: + "^channel@[0-1]$": + type: object + description: channel 0 represents CSI-A and 1 represents CSI-B + additionalProperties: false + + properties: + reg: + maximum: 1 + + nvidia,mipi-calibrate: + description: Should contain a phandle and a specifier specifying + which pad is used by this CSI channel and needs to be calibrated. + $ref: /schemas/types.yaml#/definitions/phandle-array + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + port@0: + $ref: /schemas/graph.yaml#/$defs/port-base + unevaluatedProperties: false + description: port receiving the video stream from the sensor + + properties: + endpoint: + $ref: /schemas/media/video-interfaces.yaml# + unevaluatedProperties: false + + required: + - data-lanes + + port@1: + $ref: /schemas/graph.yaml#/properties/port + description: port sending the video stream to the VI + + required: + - reg + - "#address-cells" + - "#size-cells" + - port@0 + - port@1 + +allOf: + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra20-csi + then: + properties: + clocks: + items: + - description: module clock + + clock-names: false + + - if: + properties: + compatible: + contains: + enum: + - nvidia,tegra30-csi + then: + properties: + clocks: + items: + - description: module clock + - description: PAD A clock + - description: PAD B clock + + clock-names: + items: + - const: csi + - const: csia-pad + - const: csib-pad + +additionalProperties: false + +required: + - compatible + - reg + - clocks + - power-domains + - "#address-cells" + - "#size-cells" + +# see nvidia,tegra20-vi.yaml for an example --=20 2.48.1