From nobody Thu Oct 2 00:49:24 2025 Received: from mail-ej1-f43.google.com (mail-ej1-f43.google.com [209.85.218.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 01A0931D396 for ; Thu, 25 Sep 2025 19:38:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758829129; cv=none; b=j3URXWFnabKVojowC6ReW7LsAx+GlLTRKjzZqrrfBp4HAT6OMyB37BUZZjd9VR5jOddwqIBAMFqyKnAhb9mG4iCE9LzK7PLBz3hwjX4TWG/MFEr5bFe4it9nYMvOjbGya+9IaxDFZQKqirGkQS4VACWhw5GrMcXkLB0I4pBkLpg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758829129; c=relaxed/simple; bh=dVbJZqbx8Eys3tgEwO5LcQs4Xy1WsMcwLflFeobXXmQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=e2TVCziuNfvtN2Wr1zPWarkFgoSmUCH/L+BFF2jUPqYXX+/jX7phGIOXVqOrTvuHy1YHwAf1e2Ry5e3VVixLQ9QxgW6+PuqBAElubsL3hjn+ZPqhuH9wSH9s8k22Ki4pO8G9RKgQ+r2/5FBmLPwox8VcfnQoTc6D0k05WbdMKIE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jUV3oltr; arc=none smtp.client-ip=209.85.218.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jUV3oltr" Received: by mail-ej1-f43.google.com with SMTP id a640c23a62f3a-afcb78ead12so240025566b.1 for ; Thu, 25 Sep 2025 12:38:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1758829125; x=1759433925; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ZtIsrQ2ambOQN/Zv6YQaNMBcFiHnqO9loLrmuJgo088=; b=jUV3oltrwUXZm38MTEIRWSI8VtZIXCll7wweuPnNq1XegHzyHKcfkY4hSSRSBr47do 9b9bVBcaLiTuLo3VMx7iFPyaxd+AB77LEL84ONJ0arjKwv3alwX3NZSGHDPali3EZwfO 2ArUHDMiR7SF2UVAqW9PxV3th4Z8q7SGJ8yQ2Ky3CpR95izuEkblKB4eFqGy9kKF9K4h pOBV55ggNcXXNgS8C64vbstWsh1j/WCIj+G7sIq3lFrO3IGEXqyUK1JH7N2+2KqSePh9 P8JhVGtXFUbdVdiaCXj9Qr+/zrrFca/k1JO3lefDQN+QF71MeIaeuJkMVH582D9kA0LZ 3s/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758829125; x=1759433925; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZtIsrQ2ambOQN/Zv6YQaNMBcFiHnqO9loLrmuJgo088=; b=LFdX9Mc/dwRGpzKbM9JVJtbkjGeSMK+ZDGiOOcLLpByiVEegfmVwSldqbGLBpO7doB I863eaHXdRAp5hDLCJgJ40xm/jSr78rTxIz6xgO5Ep0qlE7mgFoLZvFE04YHlVeDgQ8u /zAQjy4gaBavPi4z3wDX91sGuzGdz3lRwNKjtCggGzpJTzdXzo6Bo8tKoQiGlsmGR9cY Cj87tD0VpSPAQrN9MdXg1PQ9du3n8G6SeyNTH54wtXoW2EgkeEUIGoqD/nVt4iDzMmYo TjTRaT/keOqvExNB9/y5b7u61qE8NbpNaA8KFrkrS8Hml+PPVPgo297hlzWd6SzoAc4n xuTg== X-Gm-Message-State: AOJu0YzBRHDS1c/ez2Ppr0pcISCC6T7jrQH8aGUzGqNQ2vEGXh3I8lvl PiebZ5A3bUJ++4u3zKJ5ERDAgqHOP80Zz6RtULaCaXltaf41z+gpPEYf X-Gm-Gg: ASbGncsqYukvk+CgdD1tOVnU3S72RAqj/8HAJ8cZ/MyxLTaiNUlZMiWK3ngWFx2DTS8 TG6Fu1B/CbnklxOvvpPldAz3m78QY3XK9Zs6QBYB1F1FkFEy+GoUdhqwG8beHnsMO03QQSOQqZW KIbT+l4mNDdwMxt0iN4ePllbjSfT/EcR3e/lXNBtHBexK480cISm+UcZxbBOiwhdqAUGMcL78Zp CP3iYNlJRMgFJ1IwU1KKPKzVDKQg95m0CrGIwMAztXybN0NowGtarBpXLOtrabnMo4ZTGTLEfFq pHE6J45dGM7GUOp5So3RmB2lQowBnyNGkroD0Uq1qptE2j1Z5ndJRqqiQlSjzp0IgRFdB4w4w/O ZkX6a0XeU28bnGC3zK0Xi X-Google-Smtp-Source: AGHT+IGIaoI0QIGsptEmy/zUDPGWEwozC0jFD+1UjA2IM++0FbcXdq1jKF7H9wPnN5ACaE4kEPmI+w== X-Received: by 2002:a17:907:96a1:b0:b07:c1df:875 with SMTP id a640c23a62f3a-b34bd444342mr547091466b.56.1758829125020; Thu, 25 Sep 2025 12:38:45 -0700 (PDT) Received: from [127.0.1.1] ([46.53.240.27]) by smtp.googlemail.com with ESMTPSA id a640c23a62f3a-b353efa4c35sm222820766b.26.2025.09.25.12.38.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 25 Sep 2025 12:38:44 -0700 (PDT) From: Dzmitry Sankouski Date: Thu, 25 Sep 2025 22:38:38 +0300 Subject: [PATCH v4 2/3] arch: arm64: dts: qcom: sdm845-starqltechn: fix max77705 interrupts Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250925-starqltechn-correct_max77705_nodes-v4-2-93b706bdda58@gmail.com> References: <20250925-starqltechn-correct_max77705_nodes-v4-0-93b706bdda58@gmail.com> In-Reply-To: <20250925-starqltechn-correct_max77705_nodes-v4-0-93b706bdda58@gmail.com> To: Chanwoo Choi , Krzysztof Kozlowski , Lee Jones , Rob Herring , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Krzysztof Kozlowski Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, Konrad Dybcio , Dzmitry Sankouski X-Mailer: b4 0.14.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1758829121; l=2156; i=dsankouski@gmail.com; s=20240619; h=from:subject:message-id; bh=dVbJZqbx8Eys3tgEwO5LcQs4Xy1WsMcwLflFeobXXmQ=; b=mVEtkmNzsfTC01FP2fTvSRSvf7ttZJ0Q0FdpjVqxp4AtggXQFuRoBmOlN15PMhn+y2RP5fiZQ VVW40DjkNSbDznm8s3L4ldoiHKEgqGOTBhNNEtRGuOdn+JfRaPZyBkF X-Developer-Key: i=dsankouski@gmail.com; a=ed25519; pk=YJcXFcN1EWrzBYuiE2yi5Mn6WLn6L1H71J+f7X8fMag= Since max77705 has a register, which indicates interrupt source, it acts as an interrupt controller. Direct MAX77705's subdevices to use the IC's internal interrupt controller, instead of listening to every interrupt fired by the chip towards the host device. Fixes: 7a88a931d095 ("arm64: dts: qcom: sdm845-starqltechn: add max77705 PM= IC") Signed-off-by: Dzmitry Sankouski Reviewed-by: Dmitry Baryshkov --- Changes for v2: - fix commit message to be more clear Changes for v2: - fix commit msg header prefix to 'arm64: dts: qcom: sdm845-starqltechn:' - remove binding header for interrupt numbers - make interrupt-cells 1, because irq trigger type is not used --- arch/arm64/boot/dts/qcom/sdm845-samsung-starqltechn.dts | 12 +++++++----- 1 file changed, 7 insertions(+), 5 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sdm845-samsung-starqltechn.dts b/arch= /arm64/boot/dts/qcom/sdm845-samsung-starqltechn.dts index 45c7aa0f602d..41c93c801703 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-samsung-starqltechn.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-samsung-starqltechn.dts @@ -599,13 +599,15 @@ &uart9 { &i2c14 { status =3D "okay"; =20 - pmic@66 { + max77705: pmic@66 { compatible =3D "maxim,max77705"; reg =3D <0x66>; interrupt-parent =3D <&pm8998_gpios>; interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-controller; pinctrl-0 =3D <&pmic_int_default>; pinctrl-names =3D "default"; + #interrupt-cells =3D <1>; =20 leds { compatible =3D "maxim,max77705-rgb"; @@ -644,8 +646,8 @@ max77705_charger: charger@69 { reg =3D <0x69>; compatible =3D "maxim,max77705-charger"; monitored-battery =3D <&battery>; - interrupt-parent =3D <&pm8998_gpios>; - interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&max77705>; + interrupts =3D <0>; }; =20 fuel-gauge@36 { @@ -653,8 +655,8 @@ fuel-gauge@36 { compatible =3D "maxim,max77705-battery"; power-supplies =3D <&max77705_charger>; maxim,rsns-microohm =3D <5000>; - interrupt-parent =3D <&pm8998_gpios>; - interrupts =3D <11 IRQ_TYPE_LEVEL_LOW>; + interrupt-parent =3D <&max77705>; + interrupts =3D <2>; }; }; =20 --=20 2.39.5