From nobody Thu Oct 2 03:28:38 2025 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 72E7030BBBD for ; Wed, 24 Sep 2025 15:11:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758726674; cv=none; b=C4Y6gKXPs1EpSMIxklFz/K93wLD8w3n2t0kn7jZLwKGAfCNnL2le82CWQDn/U9H4LyeyfvTDgm42kq8gMZByt+Vez5qbadeKACNMDl7HIUC1bfloMGS8b4uSFKP0hdm06YV0UCNazLS6x8Jp3MU6A1wD1JGJBYpNnNq386gAGAk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1758726674; c=relaxed/simple; bh=NkT+Yg9cYGQ08mwihOyEX0wXQkJh1dzuD63z7Z//UsU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=poMuO1D5qh44+1dWYS6JD9x7sgYn+fKBwMajXTzK5+vp5qSdbRj/iRQvFb9rswaayhh+NzBOWQAUXC917In2ODeiXHhFDxI4tnMEETMx5sA/I4y6j2jui+4KR+vm5o12gmzA2Aeo8/OOMCj6DNwFXwtpYU/roVTHDUVagv6/Gjo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=uZiaUoOg; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="uZiaUoOg" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-45b9a856dc2so47323315e9.0 for ; Wed, 24 Sep 2025 08:11:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1758726670; x=1759331470; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=09aADhRx97hgFBUXBrs2wpmXKNGHwu9T21ONWFuPPkc=; b=uZiaUoOgZ0PmSq5Wyx++wurn8P+av3N2E/ggXwBxvyIL3Fk09sZ1h7+5JWrqm+BF01 UJTdyfK6cXWfAxuPCKJSN1wWtDV4aACVsDNqfm/E/qOJl8tUCs9pTDc7jC6OPSLvnGOm lZzzdomIvjriVig5MGtCh3Mmwwk0cdFhkTDC4r/Ug2mYrIUIk8Xwoi5v8jh1Zk+gkaAF 3TaAxFj+o/FfnXDP+XJPfS9kHkPB63vdOuWlqpegzRr5yoB5MsHrRDXOmvXCoeglLrCQ piCJVqNkQtdNzG4oLNGGnyUprRvv36F/PyiZy+wXIDhVN//KVTNrEnTu9quyANR84oUg 2Fvw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1758726670; x=1759331470; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=09aADhRx97hgFBUXBrs2wpmXKNGHwu9T21ONWFuPPkc=; b=vrDiFR7LHVzDIMN1KgONyDXvSO0O3NR6DNFZH2TwO6TnO/ByBlVpnFLoK0hQbAROso VB42euSGThS31PKtRbbZAp5fwQIuncQOQ4wZXFpTZvyUd7vvz4c2STLTW56TZpO95oJW dcraUnFzRhmZ0oLidyoPkl1xisQtpnxI+FtzIxHgCCV3bTsx8tee4tt1HhX9s29lcR+b HkxAA4o7WKSvyuS2MtvVLSnVfs2PucVcssD7iI0Y7bqZdTxqNvkTBwWjYyW+AzeojWqW /QLoKwXWSybP9VgT8HPqLKCcKr3yMPJt9gVQck2Fw25aRmzdubsT12qklXoVEA+57lNA wEhQ== X-Gm-Message-State: AOJu0YxMRBIeEYOfrBd3KQjYLvIBcpgNTiMAIUecpxTvFFCynSljPzGW NBjipVG9euLTC7Rk+1KlJb3lJMIPCS+T6NnDHOGmIEyPCuirLs4ZvJbsM9LKo3+qkSA= X-Gm-Gg: ASbGncuwVBaJZuEWTEmJHRIhu68BNeKLSZbunmWOn+F3BPxilR93dHPNbG+drWJ3IA7 z9mjrQ+7D4/nYziWNCcjGnWwC5S9in0YOiQ1JtQkT6u3soVnbXTuSbOsFArwnftizCEGK7VxDxk wUfPPt8xO8uArIp4EhKj+sQMYCHW73Zi1IyNplJb1aznPChAgZwFZxxAvi+SvTcZthXUX55Bnfa aQPQo7sBLQLUwaYW/tvxUxk7XmfgUxCJuoRYiUPJTcqBUnwz6Ww7WWemDNaqOJlgMWoV7wTS334 d12MLTBbK1ccK40Ii5915USXRM0IMei+LCUu8Q/vCKobMd72kekmjF+2ZhhwaXfUGd5LHFFHT71 Woq9uEC4H0OxMdP+u7sJbW1qfpnAkELmH6yCKitGih2doFOl15PphkQ+/Z47zBqU0K9m7a4rUQU g= X-Google-Smtp-Source: AGHT+IEs8QQ7m3gKJ792ZHmSzLEcZBZ4i1CTXbR5D1PZeV8nN8Q4fLpYid2Xg1E6ZQRkaWTb8EXBNg== X-Received: by 2002:a05:600c:4686:b0:45f:29e4:92ff with SMTP id 5b1f17b1804b1-46e329e4e87mr2559865e9.17.1758726670313; Wed, 24 Sep 2025 08:11:10 -0700 (PDT) Received: from ta2.c.googlers.com (213.53.77.34.bc.googleusercontent.com. [34.77.53.213]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46e2a7c8531sm36045145e9.0.2025.09.24.08.11.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Sep 2025 08:11:09 -0700 (PDT) From: Tudor Ambarus Date: Wed, 24 Sep 2025 15:11:00 +0000 Subject: [PATCH v5 1/5] dt-bindings: firmware: google,gs101-acpm-ipc: add ACPM clocks Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250924-acpm-clk-v5-1-4cca1fadd00d@linaro.org> References: <20250924-acpm-clk-v5-0-4cca1fadd00d@linaro.org> In-Reply-To: <20250924-acpm-clk-v5-0-4cca1fadd00d@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Peter Griffin , =?utf-8?q?Andr=C3=A9_Draszik?= , Michael Turquette , Stephen Boyd , Krzysztof Kozlowski , Alim Akhtar , Sylwester Nawrocki , Chanwoo Choi , Catalin Marinas , Will Deacon Cc: linux-kernel@vger.kernel.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, willmcvicker@google.com, kernel-team@android.com, Tudor Ambarus X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1758726668; l=3182; i=tudor.ambarus@linaro.org; s=20241212; h=from:subject:message-id; bh=NkT+Yg9cYGQ08mwihOyEX0wXQkJh1dzuD63z7Z//UsU=; b=XV1rlGn+zByellycKzW8IPoG9nI0fOQeoVrNmoZlVgT6Gi5o6TgZ4a67vO6MX5vbPdR65Dv3R aPujGM0WjaOA27mL0pW6hLtNDiuiCIpedYIQ6aCyTj6JTkwfMz+UUXQ X-Developer-Key: i=tudor.ambarus@linaro.org; a=ed25519; pk=uQzE0NXo3dIjeowMTOPCpIiPHEz12IA/MbyzrZVh9WI= The firmware exposes clocks that can be controlled via the Alive Clock and Power Manager (ACPM) interface. Make the ACPM node a clock provider by adding the mandatory "#clock-cells" property, which allows devices to reference its clock outputs. Signed-off-by: Tudor Ambarus Reviewed-by: Rob Herring (Arm) Reviewed-by: Peter Griffin Tested-by: Peter Griffin # on gs101-oriole --- .../bindings/firmware/google,gs101-acpm-ipc.yaml | 11 +++++++++ include/dt-bindings/clock/google,gs101-acpm.h | 26 ++++++++++++++++++= ++++ 2 files changed, 37 insertions(+) diff --git a/Documentation/devicetree/bindings/firmware/google,gs101-acpm-i= pc.yaml b/Documentation/devicetree/bindings/firmware/google,gs101-acpm-ipc.= yaml index 9785aac3b5f34955bbfe2718eec48581d050954f..d3bca6088d128485618bb2b538e= d8596b4ba14f0 100644 --- a/Documentation/devicetree/bindings/firmware/google,gs101-acpm-ipc.yaml +++ b/Documentation/devicetree/bindings/firmware/google,gs101-acpm-ipc.yaml @@ -24,6 +24,15 @@ properties: compatible: const: google,gs101-acpm-ipc =20 + "#clock-cells": + const: 1 + description: + Clocks that are variable and index based. These clocks don't provide + an entire range of values between the limits but only discrete points + within the range. The firmware also manages the voltage scaling + appropriately with the clock scaling. The argument is the ID of the + clock contained by the firmware messages. + mboxes: maxItems: 1 =20 @@ -45,6 +54,7 @@ properties: =20 required: - compatible + - "#clock-cells" - mboxes - shmem =20 @@ -56,6 +66,7 @@ examples: =20 power-management { compatible =3D "google,gs101-acpm-ipc"; + #clock-cells =3D <1>; mboxes =3D <&ap2apm_mailbox>; shmem =3D <&apm_sram>; =20 diff --git a/include/dt-bindings/clock/google,gs101-acpm.h b/include/dt-bin= dings/clock/google,gs101-acpm.h new file mode 100644 index 0000000000000000000000000000000000000000..e2ba89e09fa6209f7c81f554dd5= 11b2619009e5b --- /dev/null +++ b/include/dt-bindings/clock/google,gs101-acpm.h @@ -0,0 +1,26 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright 2025 Linaro Ltd. + * + * Device Tree binding constants for Google gs101 ACPM clock controller. + */ + +#ifndef _DT_BINDINGS_CLOCK_GOOGLE_GS101_ACPM_H +#define _DT_BINDINGS_CLOCK_GOOGLE_GS101_ACPM_H + +#define GS101_CLK_ACPM_DVFS_MIF 0 +#define GS101_CLK_ACPM_DVFS_INT 1 +#define GS101_CLK_ACPM_DVFS_CPUCL0 2 +#define GS101_CLK_ACPM_DVFS_CPUCL1 3 +#define GS101_CLK_ACPM_DVFS_CPUCL2 4 +#define GS101_CLK_ACPM_DVFS_G3D 5 +#define GS101_CLK_ACPM_DVFS_G3DL2 6 +#define GS101_CLK_ACPM_DVFS_TPU 7 +#define GS101_CLK_ACPM_DVFS_INTCAM 8 +#define GS101_CLK_ACPM_DVFS_TNR 9 +#define GS101_CLK_ACPM_DVFS_CAM 10 +#define GS101_CLK_ACPM_DVFS_MFC 11 +#define GS101_CLK_ACPM_DVFS_DISP 12 +#define GS101_CLK_ACPM_DVFS_BO 13 + +#endif /* _DT_BINDINGS_CLOCK_GOOGLE_GS101_ACPM_H */ --=20 2.51.0.536.g15c5d4f767-goog